RL78/G15 CHAPTER 12 SERIAL ARRAY UNIT
R01UH0959EJ0110 Rev.1.10 Page 462 of 765
Mar 7, 2023
Figure 12-68. Example of Contents of Registers for UART Transmission of UART (UART0) (2/2)
(e) Serial output register m (SOm) … Set only the bit of the target channel.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SOm
CKOm
1
CKOm
0
SOm1
SOm0
0 0 0 0 0 0 × × 0 0 0 0 0 0 ×
/1
Note 2
0: Serial data output value is 0
1: Serial data output value is 1
(f) Serial output enable register m (SOEm) … Set only the bit of the target channel to 1.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SOEm
SOEm
1
SOEm
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 × 0/1
(g) Serial channel start register m (SSm) … Set only the bit of the target channel to 1.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SSm
SSm1
SSm0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 × 0/1
Note 1. When UART0 performs 9-bit communication, bits 0 to 8 of the SDRm0 register are used as the transmission
data specification area.
Note 2. Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and
set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the
communication data during communication operation.
Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), q: UART number (q = 0), mn = 00
Remark 2.
: Setting is fixed in the UART transmission mode,
: Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user.
To Next Page
Loading...
Need help?
General
