EasyManua.ls Logo

Altera Cyclone IV - Page 322

Altera Cyclone IV
490 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
1–42 Chapter 1: Cyclone IV Transceivers Architecture
Transceiver Clocking Architecture
Cyclone IV Device Handbook, February 2015 Altera Corporation
Volume 2
Figure 1–39. Transmitter and Receiver Datapath Clocking with Rate Match FIFO in Bonded Channel Configuration
Notes to Figure 1–39:
(1) Low-speed recovered clock.
(2) High-speed recovered clock.
In 2 Bonded Channel Configuration
+
(1)
Byte Serializer
8B/10B Encoder
Transmitter Channel PCS 3 Transmitter Channel PMA 3
Serializer
PCIe Hard IP
FPGA
Fabric
PIPE Interface
Tx Phase
Comp
FIFO
tx_dataout[3]
wr_clk rd_clk wr_clk rd_clk
high-speed
clock
low-speed clock
tx_coreclk[3]
/2
rx_coreclk[3]
Receiver Channel PCS 3 Receiver Channel PMA 3
rx_datain[3]
Deserial-
izer
CDR
Byte
De-
serializer
Byte
Order-
ing
Deskew
FIFO
8B/10B
Decoder
Rate
Match
FIFO
CDR clock
/2
(2)
Word
Aligner
Rx
Phase
Comp
FIFO
(1)
Byte Serializer
8B/10B Encoder
Transmitter Channel PCS 2 Transmitter Channel PMA 2
Serializer
Tx Phase
Comp
FIFO
tx_dataout[2]
wr_clk rd_clk wr_clk rd_clk
high-speed
clock
tx_coreclk[2]
/2
rx_coreclk[2]
Receiver Channel PCS 2 Receiver Channel PMA 2
rx_datain[2]
Deserial-
izer
CDR
Byte
De-
serializer
Byte
Order-
ing
Deskew
FIFO
8B/10B
Decoder
Rate
Match
FIFO
CDR clock
/2
(2)
Word
Aligner
Rx
Phase
Comp
FIFO
(1)
Byte Serializer
8B/10B Encoder
Transmitter Channel PCS 1 Transmitter Channel PMA 1
Serializer
Tx Phase
Comp
FIFO
tx_dataout[1]
wr_clk rd_clk wr_clk rd_clk
high-speed
clock
tx_coreclk[1]
/2
rx_coreclk[1]
Receiver Channel PCS 1 Receiver Channel PMA 1
rx_datain[1]
Deserial-
izer
CDR
Byte
De-
serializer
Byte
Order-
ing
Deskew
FIFO
8B/10B
Decoder
Rate
Match
FIFO
CDR clock
/2
(2)
Word
Aligner
Rx
Phase
Comp
FIFO
(1)
Byte Serializer
8B/10B Encoder
Transmitter Channel PCS 0 Transmitter Channel PMA 0
Serializer
Tx Phase
Comp
FIFO
tx_dataout[0]
wr_clk rd_clk wr_clk rd_clk
high-speed
clock
tx_coreclk[0]
/2
rx_coreclk[0]
Receiver Channel PCS 0 Receiver Channel PMA 0
rx_datain[0]
Deserial-
izer
CDR
Byte
De-
serializer
Byte
Order-
ing
Deskew
FIFO
8B/10B
Decoder
Rate
Match
FIFO
CDR clock
/2
(2)
Word
Aligner
Rx
Phase
Comp
FIFO
coreclkout
/2
In 4 Bonded Channel Configuration
+

Table of Contents

Related product manuals