EasyManua.ls Logo

NXP Semiconductors MC9S12G - Page 1233

NXP Semiconductors MC9S12G
1277 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Detailed Register Address Map
MC9S12G Family Reference Manual Rev.1.27
NXP Semiconductors 1235
0x001A–0x001B Device ID Register (PARTIDH/PARTIDL)
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0x001A PARTIDH
RPARTIDH
W
0x001B PARTIDL
RPARTIDL
W
0x001C–0x001F Port Integration Module (PIM) Map 3 of 6
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0x001C ECLKCTL
R
NECLK NCLKX2 DIV16 EDIV4 EDIV3 EDIV2 EDIV1 EDIV0
W
0x001D Reserved
R00000000
W
0x001E IRQCR
R
IRQE IRQEN
000000
W
0x001F Reserved
R00000000
W
0x0020–0x002F Debug Module (DBG)
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0x0020 DBGC1
R
ARM
00
BDM DBGBRK
0
COMRV
WTRIG
0x0021 DBGSR
RTBF0000SSF2SSF1SSF0
W
0x0022 DBGTCR
R0
TSOURCE
00
TRCMOD
0
TALIGN
W
0x0023 DBGC2
R000000
ABCM
W
0x0024 DBGTBH
R Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8
W
0x0025 DBGTBL
R Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
W
0x0026 DBGCNT
R
1
TBF 0 CNT
W
0x0027
DBGSCRX
R0000
SC3 SC2 SC1 SC0
W
DBGMFR
R00000MC2MC1MC0
W
0x0028
DBGACTL
R
SZE SZ TAG BRK RW RWE NDB COMPE
W
DBGBCTL
R
SZE SZ TAG BRK RW RWE
0
COMPE
W
DBGCCTL
R0 0
TAG BRK RW RWE
0
COMPE
W

Table of Contents

Related product manuals