EasyManuals Logo

Renesas RL78/G15 User Manual

Renesas RL78/G15
765 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #180 background imageLoading...
Page #180 background image
RL78/G15 CHAPTER 6 TIMER ARRAY UNIT
R01UH0959EJ0110 Rev.1.10 Page 180 of 765
Mar 7, 2023
Figure 6-10. Format of Timer Clock Select register m (TPSm) (1/2)
Address: F01B6H, F01B7H (TPS0) After reset: 0000H R/W
Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TPSm 0 0
PRSm
31
PRSm
30
0 0
PRSm
21
PRSm
20
PRSm
13
PRSm
12
PRSm
11
PRSm
10
PRSm
03
PRSm
02
PRSm
01
PRSm
00
PRSmk3 PRSmk2 PRSmk1 PRSmk0
Selection of operation clock (CKmk)
Note 1
(k = 0, 1)
f
CLK
(MHz)
1 2 4 8 16
0 0 0 0 f
CLK
1 MHz 2 MHz 4 MHz 8 MHz 16 MHz
0 0 0 1 f
CLK
/2 500 kHz 1 MHz 2 MHz 4 MHz 8 MHz
0 0 1 0 f
CLK
/2
2
250 kHz 500 kHz 1 MHz 2 MHz 4 MHz
0 0 1 1 f
CLK
/2
3
125 kHz 250 kHz 500 MHz 1 MHz 2 MHz
0 1 0 0 f
CLK
/2
4
62.5 kHz 125 kHz 250kHz 500 kHz 1 MHz
0 1 0 1 f
CLK
/2
5
31.3 kHz 62.5 kHz 125kHz 250 kHz 500 kHz
0 1 1 0 f
CLK
/2
6
15.6 kHz 31.3 kHz 62.5 kHz 125 kHz 250 kHz
0 1 1 1 f
CLK
/2
7
7.81 kHz 15.6 kHz 31.3 kHz 62.5 kHz 125 kHz
1 0 0 0 f
CLK
/2
8
3.91 kHz 7.81 kHz 15.6 kHz 31.3 kHz 62.5 kHz
1 0 0 1 f
CLK
/2
9
1.95 kHz 3.91 kHz 7.81 kHz 15.6 kHz 31.3 kHz
1 0 1 0 f
CLK
/2
10
977 Hz 1.95 kHz 3.91 kHz 7.81 kHz 15.6 kHz
1 0 1 1 f
CLK
/2
11
488 Hz 977 Hz 1.95 kHz 3.91 kHz 7.81 kHz
1 1 0 0 f
CLK
/2
12
244 Hz 488 Hz 977 Hz 1.95 kHz 3.91 kHz
1 1 0 1 f
CLK
/2
13
122 Hz 244 Hz 488 kHz 977 Hz 1.95 kHz
1 1 1 0 f
CLK
/2
14
61 Hz 122 Hz 244 Hz 488 Hz 977 Hz
1 1 1 1 f
CLK
/2
15
30.5 Hz 61 Hz 122 Hz 244 Hz 488 Hz
Note 1. When changing the clock selected for f
CLK
(by changing the system clock control register (CKC) value), stop
timer array unit (TTm = 00FFH).
Caution 1. Be sure to clear bits 15, 14, 11, 10 to “0”.
Caution 2. If f
CLK
(undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (m = 0, n =
0 to 7), interrupt requests output from timer array units cannot be used.
Remark 1. f
CLK
: CPU/peripheral hardware clock frequency
Remark 2. Waveform of the clock to be selected in the TPS0 register which becomes high level for one period of f
CLK
from its rising edge. For details, see 6.5.1 Count clock (fTCLK).

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78/G15 and is the answer not in the manual?

Renesas RL78/G15 Specifications

General IconGeneral
BrandRenesas
ModelRL78/G15
CategoryMicrocontrollers
LanguageEnglish

Related product manuals