Renesas RL78/G15 - Page 229

RL78/G15 CHAPTER 6 TIMER ARRAY UNIT
R01UH0959EJ0110 Rev.1.10 Page 229 of 765
Mar 7, 2023
Figure 6-42. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/2)
(a) Timer mode register mn (TMRmn)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TMRmn
CKSm
n1
CKSm
n0
CCSm
n
M/S
Note 1
STSmn
2
STSmn
1
STSmn
0
CISmn
1
CISmn
0
MDmn
3
MDmn
2
MDmn
1
MDmn
0
1/0 1/0 0 0 0/1 0 0 0 0 0 0 0 0 0 0 1/0
Operation mode of channel n
000B: Interval timer
Setting of operation when
counting is started
0: Neither generates INTTMmn
nor inverts timer output when
counting is started.
1: Generates INTTMmn and
inverts timer output when
counting is started.
Selection of TImn pin input edge
00B: Sets 00 because these are not used.
Start trigger selection
000B: Selects only software start.
Setting of MASTERmn bit (channels 2, 4, 6)
0: Independent channel operation
Setting of SPLITmn bit (channels 1, 3)
0: 16-bit timer mode
1: 8-bit timer mode
Count clock selection
0: Selects operation clock (f
MCK
).
Operation clock (f
MCK
) selection
00B: Selects CKm0 as operation clock of channel n.
10B: Selects CKm1 as operation clock of channel n.
01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).
11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).
Note 1. TMRm2, TMRm4, TMRm6: MASTERmn bit
TMRm1, TMRm3: SPLITmn bit
TMRm0, TMRm5, TMRm7: Fixed to 0
Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)