EasyManua.ls Logo

Altera Cyclone IV - Page 383

Altera Cyclone IV
490 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 2: Cyclone IV Reset Control and Power Down 2–9
Transceiver Reset Sequences
September 2014 Altera Corporation Cyclone IV Device Handbook,
Volume 2
4. For the receiver operation, after deassertion of
busy
signal, wait for two parallel
clock cycles to deassert the
rx_analogreset
signal.
5. Wait for the
rx_freqlocked
signal from each channel to go high. The
rx_freqlocked
signal of each channel may go high at different times (indicated by
the slashed pattern at marker 7).
6. In a bonded channel group, when the
rx_freqlocked
signals of all the channels
has gone high, from that point onwards, wait for at least t
LTD_Auto
time for the
receiver parallel clock to be stable, then deassert the
rx_digitalreset
signal
(marker 8). At this point, all the receivers are ready for data traffic.
Receiver and Transmitter Channel—Receiver CDR in Manual Lock Mode
This configuration contains both a transmitter and receiver channel. When the
receiver CDR is in manual lock mode, use the reset sequence shown in Figure 2–5.
Figure 2–5. Sample Reset Sequence for Bonded Configuration Receiver and Transmitter Channels—Receiver CDR in
Manual Lock Mode
Notes to Figure 2–5:
(1) For t
LTD_Manual
duration, refer to the Cyclone IV Device Datasheet chapter.
(2) The number of
rx_locktorefclk[n]
and
rx_locktodata[n]
signals depend on the number of channels configured.
n
=number of channels.
(3) For t
LTR_LTD_Manual
duration, refer to the Cyclone IV Device Datasheet chapter.
(4) The
busy
signal is asserted and deasserted only during initial power up when offset cancellation occurs. In subsequent reset sequences, the
busy
signal is asserted and deasserted only if there is a read or write operation to the ALTGX_RECONFIG megafunction.
Reset Signals
Output Status Signals
12
3
4
8
CDR Control Signals
6
7
7
5
Two parallel clock cycles
rx_locktodata[0]
7
7
rx_locktodata[n] (2)
1 µs
pll_areset
(txurstpcs) tx_digitalreset
(rxurstpma) rx_analogreset
(rxurstpcs) rx_digitalreset
rx_locktorefclk[0]
rx_locktorefclk[n] (2)
pll_locked
busy (4)
t
LTR_LTD_Manual
(3)
t
LTD_Manual
(1)

Table of Contents

Related product manuals