Altera Stratix - Page 40

1–22 Altera Corporation
Stratix Device Handbook, Volume 2 July 2005
Enhanced PLLs
Figure 1–11. Effect of Low Bandwidth on Clock Switchover
0
150
152
154
156
158
160
162
164
5 10152025303540
Time (μs)
Frequency (MHz)
Initial Lock
Input Clock Stops Re-lock
Switchover