UM10462 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.
User manual Rev. 5.5 — 21 December 2016 108 of 523
NXP Semiconductors
UM10462
Chapter 7: LPC11U3x/2x/1x I/O configuration
7.4.1.29 PIO1_4 register
5 HYS Hysteresis. 0
0 Disable.
1 Enable.
6 INV Invert input 0
0 Input not inverted (HIGH on pin reads as 1, LOW on pin
reads as 0).
1 Input inverted (HIGH on pin reads as 0, LOW on pin reads as
1).
9:7 RESERVED Reserved. 0x1
10 OD Open-drain mode. 0
0 Disable.
1 Open-drain mode enabled. This is not a true open-drain
mode. Input cannot be pulled up above VDD.
31:11 RESERVED Reserved. 0
Table 103. PIO1_3 (PIO1_3, address 0x4004406C) bit description
…continued
Bit Symbol Value Description Reset
value
Table 104. I/O configuration PIO1_4 (PIO1_4, address 0x4004 4070) bit description
Bit Symbol Value Description Reset
value
2:0 FUNC Selects pin function. Values 0x3 to 0x7 are reserved. 0
0x0 PIO1_4.
0x1 CT32B1_CAP0.
0x2 IOH_14.
4:3 MODE Selects function mode (on-chip pull-up/pull-down resistor
control).
0x2
0x0 Inactive (no pull-down/pull-up resistor enabled).
0x1 Pull-down resistor enabled.
0x2 Pull-up resistor enabled.
0x3 Repeater mode.
5 HYS Hysteresis. 0
0 Disable.
1 Enable.
6 INV Invert input 0
0 Input not inverted (HIGH on pin reads as 1, LOW on pin
reads as 0).
1 Input inverted (HIGH on pin reads as 0, LOW on pin reads as
1).
9:7 RESERVED Reserved. 0x1
To Next Page
Loading...
Need help?
General
