EasyManuals Logo

NXP Semiconductors LPC11U3x User Manual

NXP Semiconductors LPC11U3x
523 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #230 background imageLoading...
Page #230 background image
UM10462 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.
User manual Rev. 5.5 — 21 December 2016 230 of 523
NXP Semiconductors
UM10462
Chapter 11: LPC11U3x/2x/1x USB2.0 device controller
11.6.6 USB Endpoint skip (EPSKIP)
11.6.7 USB Endpoint Buffer in use (EPINUSE)
11.6.8 USB Endpoint Buffer Configuration (EPBUFCFG)
Table 219. USB Endpoint skip (EPSKIP, address 0x4008 0014) bit description
Bit Symbol Description Reset
value
Access
29:0 SKIP Endpoint skip: Writing 1 to one of these bits, will indicate
to HW that it must deactivate the buffer assigned to this
endpoint and return control back to software. When HW
has deactivated the endpoint, it will clear this bit, but it
will not modify the EPINUSE bit.
An interrupt will be generated when the Active bit goes
from 1 to 0.
Note: In case of double-buffering, HW will only clear the
Active bit of the buffer indicated by the EPINUSE bit.
0R/W
31:30 - Reserved 0 R
Table 220. USB Endpoint Buffer in use (EPINUSE, address 0x4008 0018) bit description
Bit Symbol Description Reset
value
Access
1:0 - Reserved. Fixed to zero because the control endpoint
zero is fixed to single-buffering for each physical
endpoint.
0R
9:2 BUF Buffer in use: This register has one bit per physical
endpoint.
0: HW is accessing buffer 0.
1: HW is accessing buffer 1.
0R/W
31:10 - Reserved 0 R
Table 221. USB Endpoint Buffer Configuration (EPBUFCFG, address 0x4008 001C) bit
description
Bit Symbol Description Reset
value
Access
1:0 - Reserved. Fixed to zero because the control endpoint
zero is fixed to single-buffering for each physical
endpoint.
0R
9:2 BUF_SB Buffer usage: This register has one bit per physical
endpoint.
0: Single-buffer.
1: Double-buffer.
If the bit is set to single-buffer (0), it will not toggle the
corresponding EPINUSE bit when it clears the active bit.
If the bit is set to double-buffer (1), HW will toggle the
EPINUSE bit when it clears the Active bit for the buffer.
0R/W
31:10 - Reserved 0 R

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC11U3x and is the answer not in the manual?

NXP Semiconductors LPC11U3x Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC11U3x
CategoryMicrocontrollers
LanguageEnglish

Related product manuals