EasyManuals Logo

NXP Semiconductors LPC11U3x User Manual

NXP Semiconductors LPC11U3x
523 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #132 background imageLoading...
Page #132 background image
UM10462 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.
User manual Rev. 5.5 — 21 December 2016 132 of 523
NXP Semiconductors
UM10462
Chapter 8: LPC11U3x/2x/1x Pin configuration
8.2.1 LPC11U1x pin description
Table 132 shows all pins and their assigned digital or analog functions ordered by GPIO
port number. The default function after reset is listed first. All port pins have internal
pull-up resistors enabled after reset with the exception of the true open-drain pins PIO0_4
and PIO0_5.
Every port pin has a corresponding IOCON register for programming the digital or analog
function, the pull-up/pull-down configuration, the repeater, and the open-drain modes.
The USART, counter/timer, and SSP functions are available on more than one port pin.
Table 133
shows how peripheral functions are assigned to port pins.
Table 132. LPC11U1x pin description
Symbol
Pin HVQFN33
Pin LQFP48
Ball TFBGA48
Reset
state
[1]
Type Description
RESET
/PIO0_0 2 3 C1
[2]
I; PU I RESET — External reset input with 20 ns glitch
filter. A LOW-going pulse as short as 50 ns on
this pin resets the device, causing I/O ports and
peripherals to take on their default states, and
processor execution to begin at address 0. This
pin also serves as the debug select input. LOW
level selects the JTAG boundary scan. HIGH
level selects the ARM SWD debug mode.
In deep power-down mode, this pin must be
pulled HIGH externally. The RESET pin can be
left unconnected or be used as a GPIO pin if an
external RESET function is not needed and
Deep power-down mode is not used.
-I/OPIO0_0 — General purpose digital input/output
pin.
PIO0_1/CLKOUT/
CT32B0_MAT2/
USB_FTOGGLE
34 C2
[3]
I; PU I/O PIO0_1 — General purpose digital input/output
pin. A LOW level on this pin during reset starts
the ISP command handler.
-OCLKOUT — Clockout pin.
-OCT32B0_MAT2 — Match output 2 for 32-bit
timer 0.
-OUSB_FTOGGLE — USB 1 ms Start-of-Frame
signal.
PIO0_2/SSEL0/
CT16B0_CAP0
810F1
[3]
I; PU I/O PIO0_2 — General purpose digital input/output
pin.
-I/OSSEL0 — Slave select for SSP0.
-ICT16B0_CAP0 — Capture input 0 for 16-bit
timer 0.
PIO0_3/USB_VBUS 9 14 H2
[3]
I; PU I/O PIO0_3 — General purpose digital input/output
pin.
-IUSB_VBUS — Monitors the presence of USB
bus power.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC11U3x and is the answer not in the manual?

NXP Semiconductors LPC11U3x Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC11U3x
CategoryMicrocontrollers
LanguageEnglish

Related product manuals