UM10462 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.
User manual Rev. 5.5 — 21 December 2016 78 of 523
NXP Semiconductors
UM10462
Chapter 6: LPC11U3x/2x/1x NVIC
6.5.10 Interrupt Priority Register 4
The IPR6 register controls the priority of four peripheral interrupts. Each interrupt can
have one of 4 priorities, where 0 is the highest priority.
6.5.11 Interrupt Priority Register 5
The IPR7 register controls the priority of four peripheral interrupts. Each interrupt can
have one of 4 priorities, where 0 is the highest priority.
6.5.12 Interrupt Priority Register 6
The IPR7 register controls the priority of four peripheral interrupts. Each interrupt can
have one of 4 priorities, where 0 is the highest priority.
Table 70. Interrupt Priority Register 4 (IPR4, address 0xE000 E410) bit description
Bit Symbol Description Reset value
5:0 - These bits ignore writes, and read as 0. 0
7:6 IP_CT16B0 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
13:8 - These bits ignore writes, and read as 0. 0
15:14 IP_CT16B1 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
21:16 - These bits ignore writes, and read as 0. 0
23:22 IP_CT32B0 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
29:24 - These bits ignore writes, and read as 0. 0
31:30 IP_CT32B1 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
Table 71. Interrupt Priority Register 5 (IPR5, address 0xE000 E414) bit description
Bit Symbol Description Reset value
5:0 - These bits ignore writes, and read as 0. 0
7:6 IP_SSP0 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
13:8 - These bits ignore writes, and read as 0. 0
15:14 IP_USART0 Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
21:16 - These bits ignore writes, and read as 0. 0
23:22 IP_USB_IRQ Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
29:24 - These bits ignore writes, and read as 0. 0
31:30 IP_USB_FIQ Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
Table 72. Interrupt Priority Register 6 (IPR6, address 0xE000 E418) bit description
Bit Symbol Description Reset value
5:0 - These bits ignore writes, and read as 0. 0
7:6 IP_ADC Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
13:8 - These bits ignore writes, and read as 0. 0
15:14 IP_WWDT Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
21:16 - These bits ignore writes, and read as 0. 0
23:22 IP_BOD Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
29:24 - These bits ignore writes, and read as 0. 0
31:30 IP_FLASH Interrupt Priority. 0 = highest priority. 3 = lowest priority. 0
To Next Page
Loading...
Need help?
General
