NXP Semiconductors LPC11U3x

UM10462 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2016. All rights reserved.
User manual Rev. 5.5 — 21 December 2016 130 of 523
NXP Semiconductors
UM10462
Chapter 8: LPC11U3x/2x/1x Pin configuration
Fig 16. Pin configuration (LQFP48)
LPC11U1x
LPC11U2x
LPC11U3x
PIO1_25/CT32B0_MAT1 PIO1_13/DTR/CT16B0_MAT0/TXD
PIO1_19/DTR/SSEL1 TRST/PIO0_14/AD3/CT32B1_MAT1
RESET/PIO0_0 TDO/PIO0_13/AD2/CT32B1_MAT0
PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE TMS/PIO0_12/AD1/CT32B1_CAP0
V
SS
TDI/PIO0_11/AD0/CT32B0_MAT3
XTALIN PIO1_29/SCK0/CT32B0_CAP1
XTALOUT PIO0_22/AD6/CT16B1_MAT1/MISO1
V
DD
SWCLK/PIO0_10/SCK0/CT16B0_MAT2
PIO0_20/CT16B1_CAP0 PIO0_9/MOSI0/CT16B0_MAT1
PIO0_2/SSEL0/CT16B0_CAP0 PIO0_8/MISO0/CT16B0_MAT0
PIO1_26/CT32B0_MAT2/RXD PIO1_21/DCD/MISO1
PIO1_27/CT32B0_MAT3/TXD PIO1_31
PIO1_20/DSR/SCK1 PIO1_16/RI/CT16B0_CAP0
PIO0_3/USB_VBUS PIO0_19/TXD/CT32B0_MAT1
PIO0_4/SCL PIO0_18/RXD/CT32B0_MAT0
PIO0_5/SDA PIO0_17/RTS/CT32B0_CAP0/SCLK
PIO0_21/CT16B1_MAT0/MOSI1 V
DD
PIO1_23/CT16B1_MAT1/SSEL1 PIO1_15/DCD/CT16B0_MAT2/SCK1
USB_DM PIO0_23/AD7
USB_DP V
SS
PIO1_24/CT32B0_MAT0 PIO0_16/AD5/CT32B1_MAT3/WAKEUP
PIO0_6/USB_CONNECT/SCK0 SWDIO/PIO0_15/AD4/CT32B1_MAT2
PIO0_7/CTS
PIO1_28/CT32B0_CAP0/SCLK
PIO1_22/RI/MOSI1 PIO1_14/DSR/CT16B0_MAT1/RXD
002aaf884_1
1
2
3
4
5
6
7
8
9
10
11
12
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23
48 47 46 45 44 43 42 41 40 39 38 37
24