Name: Xilinx Virtex-6 FPGA
Brand: Xilinx
Rating: 4 (1 reviews)

To Next Page

To Previous Page

Virtex-6 FPGA GTX Transceivers User Guide www.xilinx.com 265

UG366 (v2.5) January 17, 2011

RX Initialization

Table 4-55 lists the recommended resets for various situations.

Table 4-54: Available Receiver Resets and the Components Reset by Them

Component Configuration

GTXRXRESET

RXPLLPOWERDOWN (Falling Edge)

PLLRXRESET

RXCDRRESET

RXRESET

RXBUFRESET

PRBSCNTRESET

RXDLYALIGNRESET

RX PCS

FPGA RX

Interface

** **

RX Gearbox * ** **

RX Status

Control

*****

RX Elastic

Buffer

* ** ***

8B/10B

Decoder

*****

Comma Detect

and Align

*****

RX LOS State

Machine

*****

RX Polarity * * * * *

PRBS Checker * ** ** *

Oversampler

*****

RX Delay

Aligner

RX PMA

RX Analog

Front End

***

RX OOB * * * *

RX Equalizer * * *

RX PLL * ***

RX CDR * * * *

SIPO * * * *

Loopback

Paths

***

www.BDTIC.com/XILINX

Other manuals for Xilinx Virtex-6 FPGA

Getting Started Guide77 pages

Questions and Answers:

Need help?

Do you have a question about the Xilinx Virtex-6 FPGA and is the answer not in the manual?

Xilinx Virtex-6 FPGA Specifications

General

Brand	Xilinx
Model	Virtex-6 FPGA
Category	Transceiver
Language	English

Related product manuals

Xilinx Virtex-7 VC7203

77 pages

Xilinx Virtex-5 RocketIO GTP

316 pages

Xilinx Virtex UltraScale+ FPGAs

Xilinx Virtex-6 FPGA User Manual

Table of Contents

Other manuals for Xilinx Virtex-6 FPGA

Questions and Answers:

Xilinx Virtex-6 FPGA Specifications

Related product manuals