AMD AMD5K86 - Page 129

AMD~
AMD5~6 Processor Technical Reference Manual
18524B/O-Mar1996
TABLE 5-2. Conditions for Driving and Sampling Signals (continued)
Signal
CArnE 0
KEN42
PCD
0
PWT
0
WBjWT
BRDY
BRDYL I
D63-DO
I/O
DP7-DPO
I/O
PLRK42
0
PEN42
EAD57
HIT 0
RITI\if
0
INV
FERR
TGf\1NE
5-10
Conditions under which signals are meaningfully driven or sampled
Bus Cycles or Cache Accesses
38
Arbitration
...
...
v,
v,
'"
"'C
~
VI
VI
ra
';::
'"
Q)
Q)
Q)
s:
'"
u
~
eo::
,-!Q
(;
VI
~ ~
::z:
Q)
~
U
"'C
a a
Q)
(;
Q)
E E
..r::
'S ..::.::
Q) Q)
u
c-
O
u
::2E ::2E
ra
.5
a
u
::::::-
-'
~
a
VI
s::
J
Q)
..::.::
~
~
~
~
-
'"8
'"8
0.
0 <C
<C
t6
:::l
....
-'
~
<C
'0 ....
0
Q)
~
0
0.
:I:
-'
<n .5
<C
::z:
Cache Control
States and Modes
8
Q)
~
'"
'"
-
..::.::
s::
s::
u
3:
ra
a
....
~
a
Q
'0
'E
0.
0.
:::l
==
..r::
ra
a
.s
<n ::z:
v;
<n
~
'"8
<C
I-
LoU
<n
LoU
eo::
Reset,
Debug
~
'"8
<C
!:::
~
J
>-
0
eo::
c..
Bus Interface