EasyManua.ls Logo

AMD AMD5K86 - FIGURE 5-6. Burst Reads

AMD AMD5K86
416 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
185248/0-
Marl
996
Bus
Cycle
Timing
AMD~
AMD5i!36
Processor
Technical
Reference
Manual
TABLE
5-21.
Address-Generation
Sequence
During
Bursts
Address
Driven
By
Addresses
of
Subsequent
Quadwords
1
Processor
on
A31-A3
Generated
By
System
Logic
Quadword
1
Quadword
2
Quadword
3
Quadword
4
...
OOh
... OSh
...
10h
...
1Sh
... OSh ...
OOh
...
1Sh
...
10h
...
10h
...
1Sh
...
OOh
... OSh
...
1Sh
...
10h
... OSh
...
OOh
Notes:
1.
quadword
= 8
bytes
In
the
clock
after
ADS,
the
processor
drives
the
first
of
four
sequential
eight-byte
(quadword)
transfers
on
the
data
bus.
The
processor
holds
the
first
transfer
on
the
bus
until
system
logic
returns
BRDY,
then
it
transfers
the
next
quadword.
In
this
example,
system
logic
returns
BRDY
with
no
wait
states,
and
the
processor
responds
by
driving
the
subsequent
quad-
word
in
the
next
clock.
Typical
systems,
however,
add
one
or
more
wait
states
between
the
transfers.
For
both
read
cycles,
the
processor
asserts
CACHE
with
ADS
and
system
logic
asserts
KEN
with
the
BRDY
of
the
first
trans-
fer.
Thus,
CACHE
and
KEN
agree,
and
the
access
is
cached.
This
agreement
between
CACHE
and
KEN
is
required
in
order
for a
burst
read
to
occur.
The
processor
only
drives
burst
reads
if
the
access
is
cacheable.
If
either
CACHE
or
KEN
were
negated
during
the
BRDY
of
the
first
transfer,
the
read
would
terminate
with
the
first
quadword
transfer,
thus
becoming
a
single-transfer
read.
In
this
example,
the
processor
negates
PWT
(indicating
write-
back
state)
and
system
logic
drives
WBIWT
High
with
the
BRDY
of
the
first
transfer
(also
indicating
writeback
state).
Thus,
PWT
and
WBIWT
agree,
and
the
cache
line
becomes
a
writeback
line,
which
is
cached
in
the
exclusive
MESI
state.
Details
on
the
writeback/writethrough
and
MESI
cache-coher-
ency
state
transitions
are
given
in
Table
2-2
on
page
2-19.
In
Figure
5-7,
the
two
consecutive
burst
reads
are
identical
to
those
in
Figure
5-6,
except
that
system
logic
asserts
NA
one
clock
before
it
asserts
BRDY
in
the
first
read
cycle
of
Figure
5-7.
This
causes
KEN
and
WBIWT
to
be
effective
when
NA
5-151

Table of Contents

Related product manuals