EasyManua.ls Logo

AMD AMD5K86 - Page 9

AMD AMD5K86
416 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AMD~
AMD5J<86
Processor
Technical
Reference
Manual
18524BjO-Mar1996
6.4 Clock
Control
.......................................
6-33
6.4.1
State
Transitions
...................................
6-34
6.4.2
Halt
State
...........
_.
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-34
6.4.3
Stop
Grant
State
...................................
6-37
6.4.4
Stop
Grant
Inquire
State
............................
6-37
6.4.5
Stop
Clock
State
...................................
6-38
6.4.6 Clock
Control
Compatibility
with
Pentium
Processor
....
6-38
6.5
Power
and
Ground
Design
.............................
6-38
6.6 Clock
Design
........................................
6·40
6.6.1 Noise
Reduction
...................................
6-43
6.7
Thermal
Design
.....................................
6-44
6.8
Design
Support
and
Peripheral
Products
................
6·45
7
Test
and
Debug
7-1
7.1
Hardware
Configuration
Register
(HWCR)
...............
7·3
7.2
Built·In
Self
Test
(BIST)
...............................
7-5
7.2.1
Normal
BIST
........................................
7-5
7.2.2
Test
Access
Port
(TAP) BIST
..........................
7-6
7.3
Output.Float
Test
.....................................
7·7
7.4
Cache
and
TLB
Testing
................................
7·7
7.4.1
Array
Access
Register
(AAR)
.........................
7-8
7.4.2
Array
Pointer
.......................................
7-9
7.4.3
Array
Test
Data
....................................
7-10
7.5
Debug
Registers
.....................................
7-16
7.5.1
Standard
Debug
Functions
...........................
7-16
7.5.2
IJO
Breakpoint
Extension
............................
7-16
7.5.3
Debug
Compatibility
with
Pentium
Processor
...........
7-17
7.6
Branch
Tracing
......................................
7·17
7.7
Functional·Redundancy
Checking
......................
7·18
7.8
Boundary·Scan
Test
Access
Port
(TAP)
..................
7-19
7.8.1
Device
Identification
Register
........................
7-21
7.8.2
Public
Instructions
.................................
7-22
7.9
Hardware
Debug
Tool (HDT)
..........................
7·23
viii

Table of Contents

Related product manuals