EasyManuals Logo

Xilinx Virtex-6 FPGA User Manual

Xilinx Virtex-6 FPGA
317 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #34 background imageLoading...
Page #34 background image
34 www.xilinx.com Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
Chapter 1: Transceiver and Tool Overview
Ports:
• RXBUFRESET
• RXBUFSTATUS[2:0]
page 239
page 239
Attributes:
• RX_BUFFER_USE
• RX_EN_IDLE_RESET_BUF
• RX_FIFO_ADDR_MODE
• RX_IDLE_HI_CNT
• RX_IDLE_LO_CNT
• RX_XCLK_SEL
page 239
page 239
page 239
page 239
page 240
page 240
RX Clock Correction
Ports:
• RXBUFRESET
• RXBUFSTATUS[2:0]
• RXCLKCORCNT[2:0]
page 241
page 241
page 242
Attributes:
• CLK_COR_ADJ_LEN
• CLK_COR_DET_LEN
• CLK_COR_INSERT_IDLE_FLAG
• CLK_COR_KEEP_IDLE
• CLK_COR_MAX_LAT
• CLK_COR_MIN_LAT
• CLK_COR_PRECEDENCE
• CLK_COR_REPEAT_WAIT
• CLK_COR_SEQ_1_1
• CLK_COR_SEQ_1_2
• CLK_COR_SEQ_1_3
• CLK_COR_SEQ_1_4
• CLK_COR_SEQ_1_ENABLE
• CLK_COR_SEQ_2_1
• CLK_COR_SEQ_2_2
• CLK_COR_SEQ_2_3
• CLK_COR_SEQ_2_4
• CLK_COR_SEQ_2_ENABLE
• CLK_COR_SEQ_2_USE
• CLK_CORRECT_USE
• RX_DATA_WIDTH
• RX_DECODE_SEQ_MATCH
page 242
page 242
page 242
page 242
page 242
page 243
page 243
page 243
page 243
page 243
page 243
page 243
page 243
page 244
page 244
page 244
page 244
page 244
page 244
page 244
page 244
page 244
RX Channel Bonding
Table 1-1: Port and Attribute Summary (Cont’d)
Port/Attribute Section, Page
www.BDTIC.com/XILINX

Table of Contents

Other manuals for Xilinx Virtex-6 FPGA

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex-6 FPGA and is the answer not in the manual?

Xilinx Virtex-6 FPGA Specifications

General IconGeneral
BrandXilinx
ModelVirtex-6 FPGA
CategoryTransceiver
LanguageEnglish

Related product manuals