EasyManua.ls Logo

GigaDevice Semiconductor GD32VF103 - Global Control and Status Registers; Register Definition

GigaDevice Semiconductor GD32VF103
536 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GD32VF103 User Manual
477
21.7. Register definition
USBFS base address: 0x5000 0000
21.7.1. Global control and status registers
Global OTG control and status register (USBFS_GOTGCS)
Address offset: 0x0000
Reset value: 0x0000 0800
This register has to be accessed by word (32-bit)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
BSV
ASV
DI
IDPS
r
r
r
r
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
DHNPEN
HHNPEN
HNPREQ
HNPS
Reserved
SRPREQ
SRPS
rw
rw
rw
r
rw
r
Bits
Fields
Descriptions
31:20
Reserved
Must be kept at reset value
19
BSV
B-Session Valid (described in OTG protocol).
0: Vbus voltage level of a OTG B-Device is below VBSESSVLD
1: Vbus voltage level of a OTG B-Device is above VBSESSVLD
Note: Only accessible in OTG B-Device mode.
18
ASV
A- Session valid
A-host mode transceiver status.
0: Vbus voltage level of a OTG A-Device is below VASESSVLD
1: Vbus voltage level of a OTG A-Device is above VASESSVLD
The A-Device is the default host at the start of a session.
Note: Only accessible in OTG A-Device mode.
17
DI
Debounce interval
Debounce interval of a detected connection.
0: Indicates the long debounce interval , when a plug-on and connection occurs on
USB bus
1: Indicates the short debounce interval, when a soft connection is used in HNP

Table of Contents

Related product manuals