EasyManua.ls Logo

GigaDevice Semiconductor GD32F3x0 - User Manual

Default Icon
665 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
GigaDevice Semiconductor Inc.
GD32F3x0
Arm
®
Cortex
®
-M4 32-bit MCU
User Manual
Revision 2.6
(Jun. 2022)

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the GigaDevice Semiconductor GD32F3x0 and is the answer not in the manual?

Summary

System and Memory Architecture

Arm Cortex-M4 Processor

Overview of the 32-bit processor with low interrupt latency and debug features.

System Architecture

Describes the AHB matrix, masters, slaves, and bus connections.

Memory Map

Organizes memory into linear 4-Gbyte address space with pre-defined regions.

Boot Configuration

Explains boot sources selected via option byte and BOOT0 pin.

System Configuration Registers (SYSCFG)

Covers system configuration registers, including base address and specific register details.

Device Electronic Signature

Provides memory density information and unique device ID.

Flash Memory Controller (FMC)

Overview

Describes the FMC functions for on-chip flash memory, including page erase and programming.

Characteristics

Lists key features of the flash memory, including size, page size, and protection.

Function Overview

Explains the overall functionality and architecture of the flash memory.

Security Protection

Describes protection against illegal code/data access with three levels.

Register Definition

Defines FMC registers, including their base address and offsets.

Power Management Unit (PMU)

Overview

Introduces PMU functions for power saving modes (Sleep, Deep-sleep, Standby).

Characteristics

Lists PMU features like power domains, saving modes, LDO, LVD, and battery power support.

Function Overview

Explains PMU internal configuration and relevant power domains.

Register Definition

Defines PMU registers, including base address and offsets.

Reset and Clock Unit (RCU)

Reset Control Unit (RCTL)

Covers control of power reset, system reset, and backup domain reset.

Clock Control Unit (CCTL)

Describes clock sources, prescalers, multiplexers, and clock gating.

Register Definition

Defines RCU registers, including base addresses and offsets.

Clock Trim Controller (CTC)

Overview

Introduces the CTC for automatic trimming of the internal 48MHz RC oscillator.

Characteristics

Lists CTC features like reference signal sources, automatic trimming, and flags.

Function Overview

Explains the CTC's operation, including reference signal generation and trim counter.

Register Definition

Defines CTC registers, including base address and offsets.

Interrupt;Event Controller (EXTI)

Overview

Introduces NVIC and EXTI for exception and interrupt processing.

Characteristics

Lists EXTI features like edge detectors, trigger types, and interrupt sources.

Interrupts Function Overview

Explains how Cortex-M4 processor and NVIC handle exceptions and interrupts.

External Interrupt and Event (EXTI) Block Diagram

Shows the block diagram of the EXTI module, including edge detection and trigger logic.

External Interrupt and Event Function Overview

Details EXTI capabilities for generating interrupts/events from GPIO and internal modules.

Register Definition

Defines EXTI registers, including base address and offsets.

General-Purpose and Alternate-Function I;Os (GPIO)

Overview

Introduces GPIO pins and their configurable registers for various applications.

Characteristics

Lists GPIO features like direction control, pull-up/down, speed, alternate functions.

Function Overview

Explains GPIO configuration modes: input, output, alternate function, and analog.

Register Definition

Defines GPIO registers, including base addresses for different ports.

Cyclic Redundancy Checks Management Unit (CRC)

Overview

Introduces CRC as an error-detecting code for data integrity.

Characteristics

Lists CRC features like data size support, reversal, polynomial configuration.

Function Overview

Explains CRC calculation, free register, reversible functions, and initial value configuration.

Register Definition

Defines CRC registers, including base addresses and offsets.

Direct Memory Access Controller (DMA)

Overview

Introduces DMA for efficient data transfer between peripherals and memory without CPU intervention.

Characteristics

Lists DMA features like programmable length, channels, priority, and transfer modes.

Block Diagram

Shows the internal configuration of the DMA controller, including arbiter and channels.

Function Overview

Explains DMA operation, peripheral handshake, and arbitration.

Register Definition

Defines DMA registers, including base addresses and offsets.

Debug (DBG)

Overview

Introduces debug and trace features, including SWD and trace functions.

Serial Wire Debug Port Overview

Describes the SWD interface and its pin assignment.

Debug Hold Function Overview

Explains debug support for power saving modes and peripherals.

Register Definition

Defines DBG registers, including base addresses and offsets.

Analog to Digital Converter (ADC)

Overview

Introduces the 12-bit ADC for sampling analog signals from external and internal channels.

Characteristics

Lists ADC features like resolution, calibration, sampling time, data storage, and DMA support.

Pins and Internal Signals

Provides details on ADC module block diagram, internal signals, and pin definitions.

Function Overview

Explains ADC module block diagram, foreground calibration, dual clock domains, and ADCON enable.

Register Definition

Defines ADC registers, including base addresses and offsets.

Digital-to-Analog Converter (DAC)

Overview

Introduces DAC for converting 12-bit digital data to voltage on external pins.

Characteristic

Lists DAC features like resolution, alignment, DMA support, triggers, buffer, and noise wave.

Function Overview

Explains DAC enable, output buffer, data configuration, trigger sources, and DMA function.

Registers Definition

Defines DAC registers, including base addresses and offsets.

Comparator (CMP)

Overview

Introduces general purpose comparators CMP0 and CMP1.

Characteristic

Lists comparator features like rail-to-rail, hysteresis, speed, analog input sources.

Function Overview

Explains CMP clock and reset, I/O configuration, operating modes, and hysteresis.

CMP Registers

Defines CMP registers, including base address and offsets.

Watchdog Timer (WDGT)

Free Watchdog Timer (FWDGT)

Introduces FWDGT, its clock source (IRC40K), and reset behavior.

Window Watchdog Timer (WWDGT)

Introduces WWDGT for detecting system failures and its reset conditions.

Register Definition

Defines FWDGT registers, including control, prescaler, and reload registers.

Real-Time Clock (RTC)

Overview

Introduces RTC for timekeeping, calendar functions, and power saving modes.

Characteristics

Lists RTC features like daylight saving, atomic clock adjustment, tamper detection, and backup registers.

Function Overview

Explains RTC block diagram, clock sources, prescalers, shadow registers, and alarm functions.

Register Definition

Defines RTC registers, including base addresses and offsets.

Timer (TIMERx)

Advanced Timer (TIMERx,x=0)

Introduces advanced timer module TIMER0 with four channels for capture, compare, and PWM.

General Level0 Timer (TIMERx, x=1, 2)

Introduces general level0 timers TIMER1 and TIMER2 with four channels.

General Level3 Timer (TIMERx, x=14)

Introduces general level3 timer TIMER14 with two channels.

General Level4 Timer (TIMERx, x=15,16)

Introduces general level4 timers TIMER15 and TIMER16 with one channel.

Basic Timer (TIMERx, x=5)

Introduces basic timer TIMER5 with one channel.

Register definition

Defines advanced timer registers, including base addresses and offsets.

Infrared Ray Port (IFRP)

Overview

Introduces IFRP for controlling infrared light LED and sending infrared data.

Characteristics

Lists IFRP output signal sources and configuration for high current capacity.

Function Overview

Explains IFRP integration with TIMER15 and TIMER16 for infrared ray signal generation.

Universal Synchronous; Asynchronous Receiver; Transmitter (USART)

Overview

Introduces USART for serial data exchange, supporting various modes and baud rate generation.

Characteristics

Lists USART features like NRZ format, full/half duplex, FIFO, dual clock domain, programmable baud rate.

Function Overview

Explains USART interface, modes like IrDA, smartcard, LIN, multiprocessor communication, and DMA support.

Register Definition

Defines USART registers, including base addresses and offsets.

Inter-Integrated Circuit Interface (I2 C)

Overview

Introduces I2C interface for MCU communication with external I2C devices using SDA and SCL.

Characteristics

Lists I2C features like master/slave functions, data transfer, addressing modes, speed modes, DMA support, and interrupt types.

Function Overview

Explains I2C module block diagram, SDA/SCL lines, data validation, START/STOP signals, clock synchronization, arbitration, and communication flow.

Register Definition

Defines I2C registers, including base addresses and offsets.

Serial Peripheral Interface;Inter-IC Sound (SPI;I2 S)

Overview

Introduces SPI and I2S modules for communication with external devices.

Characteristics

Lists SPI and I2S characteristics, including operation modes, data frame size, CRC, DMA, and audio standards.

SPI Function Overview

Explains SPI block diagram, signal description, clock timing, data format, and NSS function.

I2 S Function Overview

Explains I2S block diagram, signal description, audio standards, clock generation, operation modes, and initialization.

Register Definition

Defines SPI registers, including base addresses and offsets.

HDMI-CEC Controller (HDMI-CEC)

Overview

Introduces HDMI-CEC controller for supporting CEC protocol in audio-visual products.

Characteristics

Lists HDMI-CEC controller features like compliance, clock sources, deep-sleep mode, SFT value, address, listen mode, and error detection.

Function Overview

Explains CEC bus pin configuration and message description.

Register Definition

Defines HDMI-CEC registers, including base addresses and offsets.

Touch Sensing Interface (TSI)

Overview

Introduces TSI for capacitive sensing applications using charge transfer method.

Characteristics

Lists TSI features like hardware-controlled sequence, parallel groups, IOs, frequency, and interrupts.

Function Overview

Explains TSI block diagram, touch sensing technique, charge transfer sequence, and clock durations.

Registers Definition

Defines TSI registers, including base addresses and offsets.

Universal Serial Bus Full-Speed Interface (USBFS)

Overview

Introduces USBFS controller for portable devices, supporting host, device, and OTG modes.

Characteristics

Lists USBFS features like host/device modes, OTG support, transfer types, FIFO RAM, and endpoints.

Block Diagram

Shows the block diagram of the USBFS controller.

Signal Description

Describes USBFS signals like VBUS, DM, DP, and ID.

Function Overview

Explains USBFS clocks, working modes, host function, device function, and OTG function.

Interrupts

Lists USBFS interrupts: global interrupt and wake-up interrupt.

Revision History

Table 24-1. Revision History

Lists revisions with dates, descriptions, and modifications made to the document.

GigaDevice Semiconductor GD32F3x0 Specifications

General IconGeneral
BrandGigaDevice Semiconductor
ModelGD32F3x0
CategoryMicrocontrollers
LanguageEnglish

Related product manuals