EasyManua.ls Logo

GigaDevice Semiconductor GD32F3x0 - Page Erase;Program Protection

Default Icon
665 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GD32F3x0 User Manual
48
Address
Name
Description
kept if unnecessary
1: Enable VDDA monitor, specific function refer to PMU
section
[4]: BOOT1_n
0: BOOT1 bit is 1
1: BOOT1 bit is 0
[3]: Reserved
[2]: nRST_STDBY
0: Generate a reset when system try to enter in standby
mode
1: No reset when system try to enter in standby mode
[1]: nRST_DPSLP
0: Generate a reset when system try to enter in deep sleep
mode
1: No reset when system try to enter in deep-sleep mode
[0]: nWDG_SW
0: Hardware free watchdog timer
1: Software free watchdog timer
0x1fff f803
OB_USER_N
OB_USER complement value
0x1fff f804
OB_DATA[7:0]
user defined data bit 7 to 0
0x1fff f805
OB_DATA_N[7:0]
OB_DATA complement value bit 7 to 0
0x1fff f806
OB_DATA[15:8]
user defined data bit 15 to 8
0x1fff f807
OB_DATA_N[15:8]
OB_DATA complement value bit 15 to 8
0x1fff f808
OB_WP[7:0]
Page Erase/Program Protection bit 7 to 0
0x1fff f809
OB_WP_N[7:0]
OB_WP complement value bit 7 to 0
0x1fff f80a
OB_WP[15:8]
Page Erase/Program Protection bit 15 to 8
0x1fff f80b
OB_WP_N[15:8]
OB_WP complement value bit 15 to 8
2.3.10. Page erase/Program protection
The FMC provides page erase/program protection functions to prevent inadvertent
operations on the flash memory. The page erasing or programming on protected pages will
not be accepted by the FMC. If the page erase or program command is sent to the FMC on a
protected page, the WPERR bit in the FMC_STAT register will then be set by the FMC.
Meanwhile, if the ERRIE bit has been set to 1, the previous operation would lead that the
flash operation error interrupt would be triggered by the FMC. The page protection function
can be individually enabled by configuring the OB_WP [15:0] bit field to 0 in the option byte.
If erase operation is executed on the Option Byte region, all the flash memory page
protection functions will be disabled. When setting or resetting OB_WP in the option byte, the
software need to set OBRLD in FMC_CTL register or a trigger system reset to reload the
OB_WP bits. The following table shows which pages are protected by set OB_WP [15:0].

Table of Contents

Related product manuals