EasyManua.ls Logo

GigaDevice Semiconductor GD32F3x0 - Figure 2-2. Process of the Mass Erase Operation

Default Icon
665 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GD32F3x0 User Manual
44
4. Send the mass erase command to the FMC by setting the START bit in FMC_CTL
register.
5. Wait until all the operations have been completed by checking the value of the BUSY bit
in FMC_STAT register.
6. Read and verify the flash memory by using a DBUS access if necessary.
When the operation is executed successfully, an interrupt will be triggered by FMC if the
ENDIE bit in the FMC_CTL register is set, and the ENDF in FMC_STAT register is set. Since
all flash data will be reset to a value of 0xFFFF FFFF, the mass erase operation can be
implemented by using a program that runs in SRAM or by using the debugging tool to access
the FMC registers directly. The end of this operation is indicated by the ENDF bit in the
FMC_STAT register. (The starting address of programming operation should be 0x0800
0000) The following figure indicates the mass erase operation flow.
Figure 2-2. Process of the mass erase operation
Set the MER bit
Is the LK bit 0
Send the command to
FMC by setting
START bit
Start
Yes
No
Unlock the FMC_CTL
Is the BUSY bit 0
Yes
No
Is the BUSY bit 0
Yes
No
Finish

Table of Contents

Related product manuals