GigaDevice Semiconductor GD32VF103 - CAN0 AF Remapping; CAN1 AF Remapping; SPI0 AF Remapping; SPI2;I2 S2 AF Remapping

GD32VF103 User Manual
111
1. Remap not available on 36-pin package.
7.4.7. SPI0 AF remapping
Refer to AFIO port configuration register 0 (AFIO_PCF0).
Table 7.13. SPI0 alternate function remapping
Alternate function
SPI0_REMAP = 0
SPI0_REMAP = 1
SPI0_NSS
PA4
PA15
SPI0_SCK
PA5
PB3
SPI0_MISO
PA6
PB4
SPI0_MOSI
PA7
PB5
7.4.8. SPI2/I2S2 AF remapping
Refer to AFIO port configuration register 0 (AFIO_ PCF0).
Table 7.14. SPI2/I2S2 alternate function remapping
Alternate function
SPI2_REMAP = 0
SPI2_REMAP = 1
SPI2_NSS/ I2S2_WS
PA15
PA4
SPI2_SCK/ I2S2_CK
PB3
PC10
SPI2_MISO
PB4
PC11
SPI2_MOSI/I2S2_SD
PB5
PC12
7.4.9. CAN0 AF remapping
Refer to AFIO port configuration register 0 (AFIO_ PCF0).
Table 7.15. CAN0 alternate function remapping
Alternate function
CAN0_REMAP[1:0]
=“00”
CAN0_REMAP[1:0]
=“10”
(2)
CAN0_REMAP[1:0]
=“11”
(1)
CAN0_RX
PA11
PB8
PD0
CAN0_TX
PA12
PB9
PD1
1. This remapping is available only on 100-pin packages, when PD0 and PD1 are not
remapped on OSC_IN and OSC_OUT.
2. Remap not available on 36-pin package.
7.4.10. CAN1 AF remapping
Refer to AFIO port configuration register 0 (AFIO_ PCF0).
Table 7.16. CAN1 alternate function remapping
1. Remap not available on 36-pin package.
I2C0_SDA
PB7
PB9