GigaDevice Semiconductor GD32VF103 - Page 144

GD32VF103 User Manual
144
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits
Fields
Descriptions
31:15
Reserved
Must be kept at reset value.
14
M2M
Memory to Memory Mode
Software set and cleared
0: Disable Memory to Memory Mode
1: Enable Memory to Memory mode
This bit can not be written when CHEN is ‘1’.
13:12
PRIO[1:0]
Priority level
Software set and cleared
00: Low
01: Medium
10: High
11: Ultra high
These bits can not be written when CHEN is ‘1’.
11:10
MWIDTH[1:0]
Transfer data size of memory
Software set and cleared
00: 8-bit
01: 16-bit
10: 32-bit
11: Reserved
These bits can not be written when CHEN is ‘1’.
9:8
PWIDTH[1:0]
Transfer data size of peripheral
Software set and cleared
00: 8-bit
01: 16-bit
10: 32-bit
11: Reserved
These bits can not be written when CHEN is ‘1’.
7
MNAGA
Next address generation algorithm of memory
Software set and cleared
0: Fixed address mode
1: Increasing address mode
This bit can not be written when CHEN is ‘1’.
6
PNAGA
Next address generation algorithm of peripheral
Software set and cleared
0: Fixed address mode
1: Increasing address mode
This bit can not be written when CHEN is ‘1’.