EasyManua.ls Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 - 1 Introduction; About this Manual; Industry Specifications

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Datasheet 41
Introduction
1 Introduction
1.1 About This Manual
This document is intended for Original Equipment Manufacturers and BIOS vendors
creating Intel
®
6 Series Chipset based products (See Section 1.3 for currently defined
SKUs).
Note: Throughout this document, Platform Controller Hub (PCH) is used as a general term
and refers to all Intel 6 Series Chipset SKUs, unless specifically noted otherwise.
Note: Throughout this document, the terms “Desktop” and “Desktop Only” refer to
information that is applicable only to the Intel
®
H67 Chipset and Intel
®
P67 Chipset,
unless specifically noted otherwise.
Note: Throughout this document, the terms “Mobile” and “Mobile Only” refers to information
that is applicable only to the Intel
®
HM67 Chipset and Intel
®
HM65 Chipset, unless
specifically noted otherwise.
This manual assumes a working knowledge of the vocabulary and principles of PCI
Express*, USB, AHCI, SATA, Intel
®
High Definition Audio (Intel
®
HD Audio), SMBus,
PCI, ACPI and LPC. Although some details of these features are described within this
manual, refer to the individual industry specifications listed in Table 1-1 for the
complete details.
All PCI buses, devices and functions in this manual are abbreviated using the following
nomenclature; Bus:Device:Function. This manual abbreviates buses as Bn, devices as
Dn and functions as Fn. For example Device 31 Function 0 is abbreviated as D31:F0,
Bus 1 Device 8 Function 0 is abbreviated as B1:D8:F0. Generally, the bus number will
not be used, and can be considered to be Bus 0. Note that the PCH’s external PCI bus is
typically Bus 1, but may be assigned a different number depending upon system
configuration.
Table 1-1. Industry Specifications (Sheet 1 of 2)
Specification Location
PCI Express* Base Specification, Revision 2.0 http://www.pcisig.com/specifications
Low Pin Count Interface Specification, Revision 1.1
(LPC)
http://developer.intel.com/design/
chipsets/industry/lpc.htm
System Management Bus Specification, Version 2.0
(SMBus)
http://www.smbus.org/specs/
PCI Local Bus Specification, Revision 2.3 (PCI) http://www.pcisig.com/specifications
PCI Power Management Specification, Revision 1.1 http://www.pcisig.com/specifications
Universal Serial Bus Specification (USB), Revision 2.0 http://www.usb.org/developers/docs
Advanced Configuration and Power Interface, Version
4.0a (ACPI)
http://www.acpi.info/spec.htm
Enhanced Host Controller Interface Specification for
Universal Serial Bus, Revision 1.0 (EHCI)
http://developer.intel.com/
technology/usb/ehcispec.htm
Serial ATA Specification, Revision 3.0 http://www.serialata.org/
Serial ATA II: Extensions to Serial ATA 1.0, Revision 1.0 http://www.serialata.org
Serial ATA II Cables and Connectors Volume 2 Gold http://www.serialata.org

Table of Contents

Related product manuals