Datasheet 449
LPC Interface Bridge Registers (D31:F0)
13.1.3 PCICMD—PCI COMMAND Register (LPC I/F—D31:F0)
Offset Address: 04h–05h Attribute: R/W, RO
Default Value: 0007h Size: 16-bit
Lockable: No Power Well: Core
13.1.4 PCISTS—PCI Status Register (LPC I/F—D31:F0)
Offset Address: 06h–07h Attribute: RO, R/WC
Default Value: 0210h Size: 16-bit
Lockable: No Power Well: Core
Note: For the writable bits, software must write a 1 to clear bits that are set. Writing a 0 to
the bit has no effect.
Bit Description
15:10 Reserved
9 Fast Back to Back Enable (FBE) — RO. Hardwired to 0.
8 SERR# Enable (SERR_EN) — R/W. The LPC bridge generates SERR# if this bit is set.
7 Wait Cycle Control (WCC) — RO. Hardwired to 0.
6
Parity Error Response Enable (PERE) — R/W.
0 = No action is taken when detecting a parity error.
1 = Enables the PCH LPC bridge to respond to parity errors detected on backbone
interface.
5 VGA Palette Snoop (VPS) — RO. Hardwired to 0.
4 Memory Write and Invalidate Enable (MWIE) — RO. Hardwired to 0.
3 Special Cycle Enable (SCE) — RO. Hardwired to 0.
2 Bus Master Enable (BME) — RO. Bus Masters cannot be disabled.
1 Memory Space Enable (MSE) — RO. Memory space cannot be disabled on LPC.
0 I/O Space Enable (IOSE) — RO. I/O space cannot be disabled on LPC.
Bit Description
15
Detected Parity Error (DPE) — R/WC. Set when the LPC bridge detects a parity
error on the internal backbone. Set even if the PCICMD.PERE bit (D31:F0:04, bit 6) is
0.
0 = Parity Error Not detected.
1 = Parity Error detected.
14
Signaled System Error (SSE)— R/WC. Set when the LPC bridge signals a system
error to the internal SERR# logic.
13
Master Abort Status (RMA) — R/WC.
0 = Unsupported request status not received.
1 = The bridge received a completion with unsupported request status from the
backbone.
12
Received Target Abort (RTA) — R/WC.
0 = Completion abort not received.
1 = Completion with completion abort received from the backbone.
To Next Page
Loading...