GigaDevice Semiconductor GD32VF103 - Page 500

GD32VF103 User Manual
500
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
FRT[15:0]
r
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
FRNUM[15:0]
r
Bits
Fields
Descriptions
31:16
FRT[15:0]
Frame remaining time
This field reports the remaining time of current frame in terms of PHY clocks.
15:0
FRNUM[15:0]
Frame number
This field reports the frame number of current frame and returns to 0 after it reaches
0x3FFF.
Host periodic transmit FIFO/queue status register (USBFS_HPTFQSTAT)
Address offset: 0x0410
Reset value: 0x0008 0200
This register reports the current status of the host periodic Tx FIFO and request queue. The
request queue holds IN, OUT or other request entries in host mode.
This register has to be accessed by word (32-bit)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
PTXREQT[7:0]
PTXREQS[7:0]
r
r
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PTXFS[15:0]
r
Bits
Fields
Descriptions
31:24
PTXREQT[7:0]
Top entry of the periodic Tx request queue