EasyManua.ls Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 - Page 623

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Datasheet 623
SATA Controller Registers (D31:F5)
15.1.12 SCMD_BAR—Secondary Command Block Base Address
Register (SATA D31:F5)
Address Offset: 18h1Bh Attribute: R/W, RO
Default Value: 00000001h Size: 32 bits
NOTE: This 8-byte I/O space is used in native mode for the Secondary Controller’s Command
Block.
15.1.13 SCNL_BAR—Secondary Control Block Base Address
Register (SATA D31:F5)
Address Offset: 1Ch1Fh Attribute: R/W, RO
Default Value: 00000001h Size: 32 bits
NOTE: This 4-byte I/O space is used in native mode for the Secondary Controller’s Command
Block.
Bit Description
31:16 Reserved
15:3
Base Address — R/W. This field provides the base address of the I/O space (8
consecutive I/O locations).
2:1 Reserved
0
Resource Type Indicator (RTE) — RO. Hardwired to 1 to indicate a request for I/O
space.
Bit Description
31:16 Reserved
15:2
Base Address — R/W. This field provides the base address of the I/O space (4
consecutive I/O locations).
1 Reserved
0
Resource Type Indicator (RTE) — RO. Hardwired to 1 to indicate a request for I/O
space.

Table of Contents

Related product manuals