EasyManua.ls Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 - Page 650

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EHCI Controller Registers (D29:F0, D26:F0)
650 Datasheet
16.1.20 PWR_CNTL_STS—Power Management Control/
Status Register (USB EHCI—D29:F0, D26:F0)
Address Offset: 54h55h Attribute: R/W, R/WC, RO
Default Value: 0000h Size: 16 bits
Function Level Reset: No (Bits 8 and 15 only)
NOTE: Reset (bits 15, 8): suspend well, and not D3-to-D0 warm reset nor core well reset.
Bit Description
15
PME Status — R/WC.
0 = Writing a 1 to this bit will clear it and cause the internal PME to deassert (if
enabled).
1 = This bit is set when the PCH EHC would normally assert the PME# signal
independent of the state of the PME_En bit.
NOTE: This bit must be explicitly cleared by the operating system each time the
operating system is loaded.
This bit is not reset by Function Level Reset.
14:13
Data Scale — RO. Hardwired to 00b indicating it does not support the associated Data
register.
12:9
Data Select — RO. Hardwired to 0000b indicating it does not support the associated
Data register.
8
PME Enable — R/W.
0 = Disable.
1 = Enables the PCH EHC to generate an internal PME signal when PME_Status is 1.
NOTE: This bit must be explicitly cleared by the operating system each time it is
initially loaded.
This bit is not reset by Function Level Reset.
7:2 Reserved
1:0
Power State — R/W. This 2-bit field is used both to determine the current power state
of EHC function and to set a new power state. The definition of the field values are:
00 = D0 state
11 = D3
HOT
state
If software attempts to write a value of 10b or 01b in to this field, the write operation
must complete normally; however, the data is discarded and no state change occurs.
When in the D3
HOT
state, the PCH must not accept accesses to the EHC memory range;
but the configuration space must still be accessible. When not in the D0 state, the
generation of the interrupt output is blocked. Specifically, the PIRQH is not asserted by
the PCH when not in the D0 state.
When software changes this value from the D3
HOT
state to the D0 state, an internal
warm (soft) reset is generated, and software must re-initialize the function.

Table of Contents

Related product manuals