EasyManuals Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 User Manual

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #864 background imageLoading...
Page #864 background image
Thermal Sensor Registers (D31:F6)
864 Datasheet
22.2.19 TTC2—Thermal Compares 2
Offset Address: TBARB+ACh Attribute: RO
Default Value: 00000000h Size: 32 bit
Bits [31:16] of this register are set when an external controller (such as EC) does the
Write DIMM Temp Limits Command. Refer to Section 5.21.2 for more information.
Bits [15:0] of this register are set when an external controller (such as EC) does the
Write PCH Temp Limits Command. Refer to Section 5.21.2 for more information.
22.2.20 DTV—DIMM Temperature Values
Offset Address: TBARB+B0h Attribute: RO
Default Value: 00000000h Size: 32 bit
Bit Description
31:24
DIMM Thermal Compare Upper Limit — RO. This is the upper limit used to
compare against the DIMM’s temperature. If the DIMM’s temperature is greater than
this value, then the PCH’s TEMP_ALERT# signal is asserted if enabled.
23:16
DIMM Thermal Compare Lower Limit — RO. This is the lower limit used to
compare against the DIMM’s temperature. If the DIMM’s temperature is lower than
this value, then the PCH’s TEMP_ALERT# signal is asserted if enabled.
15:8
PCH Thermal Compare Upper Limit — RO. This is the upper limit used to compare
against the PCH temperature. If the PCH temperature is greater than this value, then
the PCH’s TEMP_ALERT# signal is asserted if enabled.
7:0
PCH Thermal Compare Lower Limit — RO. This is the lower limit used to compare
against the PCH temperature. If the PCH temperature is lower than this value, then
the PCH’s TEMP_ALERT# signal is asserted if enabled.
Bit Description
31:24
DIMM3 Temperature — RO. The bits contain DIMM3 temperature data in absolute
degrees Celsius.
These bits are data byte 8 provided to the external controller when it does a read over
SMLink1. Refer to Section 5.21.2 for more details
23:16
DIMM2 Temperature — RO. The bits contain DIMM2 temperature data in absolute
degrees Celsius.
These bits are data byte 7 provided to the external controller when it does a read over
SMLink1. Refer to Section 5.21.2 for more details
15:8
DIMM1 Temperature — RO. The bits contain DIMM1 temperature data in absolute
degrees Celsius.
These bits are data byte 6 provided to the external controller when it does a read over
SMLink1. Refer to Section 5.21.2 for more details
7:0
DIMM0 Temperature — RO. The bits contain DIMM0 temperature data in absolute
degrees Celsius.
These bits are data byte 5 provided to the external controller when it does a read over
SMLink1. Refer to Section 5.21.2 for more details

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 6 SERIES CHIPSET - DATASHEET 01-2011 and is the answer not in the manual?

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Specifications

General IconGeneral
BrandIntel
Model6 SERIES CHIPSET - DATASHEET 01-2011
CategoryController
LanguageEnglish

Related product manuals