EasyManuals Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 User Manual

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #880 background imageLoading...
Page #880 background image
Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0)
880 Datasheet
23.2.1 VID—Vendor Identification Register
(MEI—D22:F1)
Address Offset: 00h01h Attribute: RO
Default Value: 8086h Size: 16 bits
23.2.2 DID—Device Identification Register
(MEI—D22:F1)
Address Offset: 02h–03h Attribute: RO
Default Value: See bit description Size: 16 bits
23.2.3 PCICMD—PCI Command Register
(MEI—D22:F1)
Address Offset: 04h–05h Attribute: R/W, RO
Default Value: 0000h Size: 16 bits
Bit Description
15:0 Vendor ID (VID) — RO. This is a 16-bit value assigned to Intel.
Bit Description
15:0
Device ID (DID) — RO. This is a 16-bit value assigned to the Intel Management
Engine Interface controller. See the Intel
®
6 Series Chipset Specification Update for the
value of the DID Register.
Bit Description
15:11 Reserved
10
Interrupt Disable (ID) — R/W. Disables this device from generating PCI line based
interrupts. This bit does not have any effect on MSI operation.
9:3 Reserved
2
Bus Master Enable (BME)— R/W. Controls the Intel MEI host controller's ability to act
as a system memory master for data transfers. When this bit is cleared, Intel MEI bus
master activity stops and any active DMA engines return to an idle condition. This bit is
made visible to firmware through the H_PCI_CSR register, and changes to this bit may
be configured by the H_PCI_CSR register to generate an ME MSI. When this bit is 0,
Intel MEI is blocked from generating MSI to the host processor.
NOTE: This bit does not block Intel MEI accesses to ME-UMA; that is, writes or reads to
the host and ME circular buffers through the read window and write window
registers still cause ME backbone transactions to ME-UMA.
1
Memory Space Enable (MSE) — R/W. Controls access to the Intel ME's memory
mapped register space.
0 = Disable. Memory cycles within the range specified by the memory base and limit
registers are master aborted.
1 = Enable. Allows memory cycles within the range specified by the memory base and
limit registers accepted.
0 Reserved

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 6 SERIES CHIPSET - DATASHEET 01-2011 and is the answer not in the manual?

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Specifications

General IconGeneral
BrandIntel
Model6 SERIES CHIPSET - DATASHEET 01-2011
CategoryController
LanguageEnglish

Related product manuals