EasyManua.ls Logo

Renesas SuperH SH-4A - Page 466

Renesas SuperH SH-4A
472 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Rev. 1.50, 10/04, page 446 of 448
Manual reset ............................................. 75
Memory management unit...................... 113
Memory-mapped registers........................ 19
Multiple virtual memory mode............... 120
NMI (nonmaskable interrupt)................... 91
Overflow................................................. 109
P0, P3, and U0 areas............................... 117
P1 area .................................................... 117
P2 area .................................................... 117
P4 area .................................................... 117
Page size bits .......................................... 132
Pair single-precision data transfer
instructions ............................................. 112
Physical address space............................ 119
Pipelining.................................................. 43
Power-down state ..................................... 21
Power-on reset.......................................... 75
PPN......................................................... 132
Pre-execution user break/post-execution
user break.................................................. 89
Privileged mode.......................................... 8
Processing modes ....................................... 8
Programming model ................................... 7
Protection key data ................................. 132
Registers
CCR .................................... 163, 428, 430
CPUOPM............................................ 431
DBR...................................................... 16
EXPEVT............................... 67, 428, 430
FPSCR .......................................... 17, 105
FPUL .................................................. 107
GBR...................................................... 15
INTEVT................................ 68, 428, 430
IRMCR ............................... 129, 428, 430
LDA0.................................. 193, 429, 430
LDA1.................................. 195, 429, 430
LSA0 .................................. 190, 429, 430
LSA1 .................................. 191, 429, 430
MACH .................................................. 16
MACL................................................... 16
MMUCR ............................. 125, 428, 430
PASCR................................ 128, 428, 430
PC ......................................................... 16
PR ......................................................... 16
PRR..................................................... 436
PTEH .................................. 122, 428, 430
PTEL................................... 123, 428, 430
PVR..................................................... 435
QACR0 ............................... 165, 428, 430
QACR1 ............................... 166, 428, 430
RAMCR...................... 167, 189, 428, 430
SGR....................................................... 16
SPC ....................................................... 15
SR ......................................................... 14
SSR ....................................................... 15
TEA..................................... 124, 428, 430
TRA ...................................... 66, 428, 430
TTB..................................... 124, 428, 430
VBR ...................................................... 16
Relative priorities...................................... 70
Reset state ................................................. 21
Rounding................................................. 108
Share status bit........................................ 132
Shift instructions....................................... 36
Sign-extended ........................................... 20
Single virtual memory mode................... 120
Single-precision floating-point extended .. 12
Single-precision floating-point extended
register matrix........................................... 12
Single-precision floating-point registers... 12
Single-precision floating-point vector
registers..................................................... 12
Slot FPU disable exception....................... 88
Slot illegal instruction exception............... 86
System control instructions....................... 37
System registers .......................................... 8
System registers related to FPU.................. 9
T bit........................................................... 23
Types of exceptions .................................. 70

Table of Contents

Related product manuals