UM0306 Real-Time Clock (RTC)
131/519
8.4.6 RTC alarm register high (RTC_ALRH / RTC_ALRL)
When the programmable counter reaches the 32-bit value stored in the RTC_ALR register,
an alarm is triggered and the RTC_alarmIT interrupt request is generated. This register is
write-protected by the RTOFF bit in the RTC_CR register, and a write operation is allowed if
the RTOFF value is ‘1’.
RTC alarm register high (RTC_ALRH)
Address Offset: 20h
Write only (see Section 8.3.4 on page 124)
Reset value: FFFFh
RTC alarm register low (RTC_ALRL)
Address Offset: 24h
Write only (see Section 8.3.4 on page 124)
Reset value: FFFFh
1514131211109876 5 43210
RTC_ALR[31:16]
wwwwwwwwww w wwwww
Bits 15:0
RTC_ALR[31:16]: RTC Alarm High
The high part of the alarm time is written by software in this register. To write to this
register it is necessary to enter configuration mode using the RTOFF bit in the
RTC_CR register.
1514131211109876 5 43210
RTC_ALR[15:0]
wwwwwwwwww w wwwww
Bits 15:0
RTC_ALR[15:0]: RTC Alarm Low
The low part of the alarm time is written by software in this register. To write to this
register it is necessary to enter configuration mode using the RTOFF bit in the
RTC_CR register.
To Next Page
Loading...
Need help?
General
