General purpose timer (TIMx) UM0306
280/519
13.6 TIMx register map
TIMx registers are mapped as 16-bit addressable registers as described in the table below:
Table 41. TIMx - register map and reset values
Offset Register
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
00h
TIMx_CR1
Reserved
CKD
[1:0]
ARPE
CMS
[1:0]
DIR
OPM
URS
UDIS
CEN
Reset Value 0000000000
04h
TIMx_CR2
Reserved
TI1S
MMS[2:0]
CCDS
Reserved
Reset Value 00000
08h
TIMx_SMCR
Reserved
ETP
ECE
ETPS
[1:0]
ETF[3:0]
MSM
TS[2:0]
Reserved
SMS[2:0]
Reset Value 000000000000 000
0Ch
TIMx_DIER
Reserved
TDE
Reserved
CC4DE
CC3DE
CC2DE
CC1DE
UDE
Reserved
TIE
Reserved
CC4IE
CC3IE
CC2IE
CC1IE
UIE
Reset Value 0 00000 0 00000
10h
TIMx_SR
Reserved
CC4OF
CC3OF
CC2OF
CC1OF
Reserved
TIF
Reserved
CC4IF
CC3IF
CC2IF
CC1IF
UIF
Reset Value 0000 0 00000
14h
TIMx_EGR
Reserved
TG
Reserved
CC4G
CC3G
CC2G
CC1G
UG
Reset Value 0 00000
18h
TIMx_CCMR1
Output Compare
mode
Reserved
OC2CE
OC2M
[2:0]
OC2PE
OC2FE
CC2S
[1:0]
OC1CE
OC1M
[2:0]
OC1PE
OC1FE
CC1S
[1:0]
Reset Value 0000000000000000
TIMx_CCMR1
Input Capture
mode
Reserved
IC2F[3:0]
IC2
PSC
[1:0]
CC2S
[1:0]
IC1F[3:0]
IC1
PSC
[1:0]
CC1S
[1:0]
Reset Value 0000000000000000
1Ch
TIMx_CCMR2
Output Compare
mode
Reserved
O24CE
OC4M
[2:0]
OC4PE
OC4FE
CC4S
[1:0]
OC3CE
OC3M
[2:0]
OC3PE
OC3FE
CC3S
[1:0]
Reset Value 0000000000000000
TIMx_CCMR2
Input Capture
mode
Reserved
IC4F[3:0]
IC4
PSC
[1:0]
CC4S
[1:0]
IC3F[3:0]
IC3
PSC
[1:0]
CC3S
[1:0]
Reset Value 0000000000000000
20h
TIMx_CCER
Reserved
CC4P
CC4E
Reserved
CC3P
CC3E
Reserved
CC2P
CC2E
Reserved
CC1P
CC1E
Reset Value 00 00 00 00
24h
TIMx_CNT
Reserved
CNT[15:0]
Reset Value 0000000000000000
28h
TIMx_PSC
Reserved
PSC[15:0]
Reset Value 0000000000000000
2Ch
TIMx_ARR
Reserved
ARR[15:0]
Reset Value 0000000000000000
30h
Reserved
34h
TIMx_CCR1
Reserved
CCR1[15:0]
Reset Value 0000000000000000