ST STM32F10 Series User Manual

General purpose timer (TIMx) UM0306
228/519
Figure 81. Counter timing diagram, internal clock divided by 1
Figure 82. Counter timing diagram, internal clock divided by 2
Figure 83. Counter timing diagram, internal clock divided by 4
CK_INT
36
CNT_EN
TIMER CLOCK = CK_CNT
COUNTER REGISTER
UPDATE INTERRUPT FLAG (UIF)
COUNTER UNDERFLOW (cnt_udf)
UPDATE EVENT (UEV)
35 34 33 32 31 30 2F04 03 02 01 0005
CK_INT
0001 0036 0035 0034 0033
CNT_EN
TIMER CLOCK = CK_CNT
COUNTER REGISTER
UPDATE INTERRUPT FLAG (UIF)
0002
0000
COUNTER UNDERFLOW
UPDATE EVENT (UEV)
0036 0035
CNT_EN
TIMER CLOCK = CK_CNT
COUNTER REGISTER
UPDATE INTERRUPT FLAG (UIF)
0001
0000
COUNTER UNDERFLOW
UPDATE EVENT (UEV)
CK_INT
www.BDTIC.com/ST

ST STM32F10 Series Specifications

General

Series	STM32F10
Core	ARM Cortex-M3
Operating Frequency	Up to 72 MHz
Flash Memory	16 KB to 1 MB
SRAM	4 KB to 96 KB
GPIO Pins	Up to 80
ADC Resolution	12-bit
Number of ADCs	Up to 3
Operating Voltage	2.0 V to 3.6 V
DAC Resolution	12-bit
Communication Interfaces	I2C, SPI, USART, USB
Operating Temperature	-40°C to +85°C
Package Options	LQFP, BGA
Number of DACs	Up to 2 (some devices)