Advanced control timer (TIM1) UM0306
200/519
12.5.5 Status register (TIM1_SR)
Address offset: 10h
Reset value: 0000h
1514131211109876543210
Reserved
CC4O
F
CC3O
F
CC2O
F
CC1O
F
Res. BIF TIF COMIF CC4IF CC3IF CC2IF CC1IF UIF
rc rc rc rc rc rc rc rc rc rc rc rc
Bit 15:13 Reserved, always read as 0.
Bit 12
CC4OF: Capture/Compare 4 Overcapture Flag.
refer to CC1OF description
Bit 11
CC3OF: Capture/Compare 3 Overcapture Flag.
refer to CC1OF description
Bit 10
CC2OF: Capture/Compare 2 Overcapture Flag.
refer to CC1OF description
Bit 9
CC1OF: Capture/Compare 1 Overcapture Flag.
This flag is set by hardware only when the corresponding channel is configured in
input capture mode. It is cleared by software by writing it to ‘0’.
0: No overcapture has been detected.
1: The counter value has been captured in TIM1_CCR1 register while CC1IF flag
was already set
Bit 8 Reserved, always read as 0.
Bit 7
BIF: Break interrupt Flag.
This flag is set by hardware as soon as the break input goes active. It can be cleared
by software if the break input is not active.
0: No break event occurred.
1: An active level has been detected on the break input.
Bit 6
TIF: Trigger interrupt Flag.
This flag is set by hardware on trigger event (active edge detected on TRGI input
when the slave mode controller is enabled in all modes but gated mode, both edges
in case gated mode is selected). It is cleared by software.
0: No trigger event occurred.
1: Trigger interrupt pending.
Bit 5
COMIF: COM interrupt Flag.
This flag is set by hardware on COM event (when Capture/compare Control bits -
CCxE, CCxNE, OCxM - have been updated). It is cleared by software.
0: No COM event occurred.
1: COM interrupt pending.
Bit 4
CC4IF: Capture/Compare 4 interrupt Flag.
refer to CC1IF description
Bit 3
CC3IF: Capture/Compare 3 interrupt Flag.
refer to CC1IF description
Bit 2
CC2IF: Capture/Compare 2 interrupt Flag.
refer to CC1IF description