EasyManua.ls Logo

ST STM32F10 Series User Manual

ST STM32F10 Series
519 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #191 background image
UM0306 Advanced control timer (TIM1)
191/519
12.5 TIM1 register description
Refer to Section 1.1 on page 23 for a list of abbreviations used in register descriptions.
12.5.1 Control register 1 (TIM1_CR1)
Address offset: 00h
Reset value: 0000h
1514131211109876543210
Reserved CKD[1:0] ARPE CMS[1:0] DIR OPM URS UDIS CEN
rw rw rw rw rw rw rw rw rw rw
Bits 15:10 Reserved, always read as 0
Bits 9:8
CKD[1:0]: Clock division.
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency
and the dead-time and sampling clock used by the dead-time generators and the
digital filters (ETR, TIx),
00: t
DTS
=t
CK_INT
01: t
DTS
=2*t
CK_INT
10: t
DTS
=4*t
CK_INT
11: Reserved, do not program this value.
Bit 7
ARPE: Auto-reload preload enable.
0: TIM1_ARR register is not buffered.
1: TIM1_ARR register is buffered.
Bits 6:5
CMS[1:0]: Center-aligned mode selection.
00: Edge-aligned mode. The counter counts up or down depending on the direction
bit (DIR).
01: Center-aligned mode 1. The counter counts up and down alternatively. Output
compare interrupt flags of channels configured in output (CCxS=00 in TIM1_CCMRx
register) are set only when the counter is counting down.
10: Center-aligned mode 2. The counter counts up and down alternatively. Output
compare interrupt flags of channels configured in output (CCxS=00 in TIM1_CCMRx
register) are set only when the counter is counting up.
11: Center-aligned mode 3. The counter counts up and down alternatively. Output
compare interrupt flags of channels configured in output (CCxS=00 in TIM1_CCMRx
register) are set both when the counter is counting up or down.
Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as
long as the counter is enabled (CEN=1)
Bit 4
DIR: Direction.
0: Counter used as up-counter.
1: Counter used as down-counter.
Note: This bit is read only when the timer is configured in Center-aligned mode or
Encoder mode.
Bit 3
OPM: One pulse mode.
0: Counter is not stopped at update event
1: Counter stops counting at the next update event (clearing the bit CEN).
www.BDTIC.com/ST

Table of Contents

Other manuals for ST STM32F10 Series

Question and Answer IconNeed help?

Do you have a question about the ST STM32F10 Series and is the answer not in the manual?

ST STM32F10 Series Specifications

General IconGeneral
SeriesSTM32F10
CoreARM Cortex-M3
Operating FrequencyUp to 72 MHz
Flash Memory16 KB to 1 MB
SRAM4 KB to 96 KB
GPIO PinsUp to 80
ADC Resolution12-bit
Number of ADCsUp to 3
Operating Voltage2.0 V to 3.6 V
DAC Resolution12-bit
Communication InterfacesI2C, SPI, USART, USB
Operating Temperature-40°C to +85°C
Package OptionsLQFP, BGA
Number of DACsUp to 2 (some devices)

Related product manuals