ST STM32F10 Series User Manual

UM0306 General purpose timer (TIMx)
263/519
13.5.4 DMA/Interrupt enable register (TIMx_DIER)
Address offset: 0Ch
Reset value: 0000h
1514131211109876543210
Res. TDE Res.
CC4
DE
CC3
DE
CC2
DE
CC1
DE
UDE Res. TIE Res. CC4IE CC3IE CC2IE CC1IE UIE
rw rw rw rw rw rw rw rw rw rw rw rw
Bit 15 Reserved, always read as 0.
Bit 14
TDE: Trigger DMA request enable.
0: Trigger DMA request disabled.
1: Trigger DMA request enabled.
Bit 13 Reserved, always read as 0.
Bit 12
CC4DE: Capture/Compare 4 DMA request enable.
0: CC4 DMA request disabled.
1: CC4 DMA request enabled.
Bit 11
CC3DE: Capture/Compare 3 DMA request enable.
0: CC3 DMA request disabled.
1: CC3 DMA request enabled.
Bit 10
CC2DE: Capture/Compare 2 DMA request enable.
0: CC2 DMA request disabled.
1: CC2 DMA request enabled.
Bit 9
CC1DE: Capture/Compare 1 DMA request enable.
0: CC1 DMA request disabled.
1: CC1 DMA request enabled.
Bit 8
UDE: Update DMA request enable.
0: Update DMA request disabled.
1: Update DMA request enabled.
Bit 7 Reserved, always read as 0.
Bit 6
TIE: Trigger interrupt enable.
0: Trigger interrupt disabled.
1: Trigger interrupt enabled.
Bit 5 Reserved, always read as 0.
Bit 4
CC4IE: Capture/Compare 4 interrupt enable.
0: CC4 interrupt disabled.
1: CC4 interrupt enabled.
Bit 3
CC3IE: Capture/Compare 3 interrupt enable.
0: CC3 interrupt disabled.
1: CC3 interrupt enabled.
Bit 2
CC2IE: Capture/Compare 2 interrupt enable.
0: CC2 interrupt disabled.
1: CC2 interrupt enabled.
www.BDTIC.com/ST

ST STM32F10 Series Specifications

General

Brand	ST
Model	STM32F10 Series
Category	Microcontrollers
Language	English