EasyManua.ls Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Datasheet 437
Gigabit LAN Configuration Registers
12.1.5 RID—Revision Identification Register
(Gigabit LAN—D25:F0)
Offset Address: 08h Attribute: RO
Default Value: See bit description Size: 8 bits
12.1.6 CC—Class Code Register
(Gigabit LAN—D25:F0)
Address Offset: 09h0Bh Attribute: RO
Default Value: 020000h Size: 24 bits
12.1.7 CLS—Cache Line Size Register
(Gigabit LAN—D25:F0)
Address Offset: 0Ch Attribute: R/W
Default Value: 00h Size: 8 bits
12.1.8 PLT—Primary Latency Timer Register
(Gigabit LAN—D25:F0)
Address Offset: 0Dh Attribute: RO
Default Value: 00h Size: 8 bits
12.1.9 HT—Header Type Register
(Gigabit LAN—D25:F0)
Address Offset: 0Eh Attribute: RO
Default Value: 00h Size: 8 bits
Bit Description
7:0
Revision ID — RO. See the Intel
®
6 Series Chipset Specification Update for the value
of the RID Register.
Bit Description
23:0
Class Code— RO. Identifies the device as an Ethernet Adapter.
020000h = Ethernet Adapter.
Bit Description
7:0
Cache Line Size — R/W. This field is implemented by PCI devices as a read write field
for legacy compatibility purposes but has no impact on any device functionality.
Bit Description
7:0 Latency Timer (LT) — RO. Hardwired to 0.
Bit Description
7:0
Header Type (HT) — RO.
00h = Indicates this is a single function device.

Table of Contents

Related product manuals