EasyManua.ls Logo

Intel 6 SERIES CHIPSET - DATASHEET 01-2011 - Page 773

Intel 6 SERIES CHIPSET - DATASHEET 01-2011
936 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Datasheet 773
PCI Express* Configuration Registers
19.1.27 DSTS—Device Status Register
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)
Address Offset: 4Ah–4Bh Attribute: R/WC, RO
Default Value: 0010h Size: 16 bits
Bit Description
15:6 Reserved
5
Transactions Pending (TDP) — RO. This bit has no meaning for the root port since
only one transaction may be pending to the PCH, so a read of this bit cannot occur until
it has already returned to 0.
4 AUX Power Detected (APD) — RO. The root port contains AUX power for wakeup.
3
Unsupported Request Detected (URD) — R/WC. Indicates an unsupported request
was detected.
2
Fatal Error Detected (FED) — R/WC. Indicates a fatal error was detected.
0 = Fatal has not occurred.
1 = A fatal error occurred from a data link protocol error, link training error, buffer
overflow, or malformed TLP.
1
Non-Fatal Error Detected (NFED) — R/WC. Indicates a non-fatal error was detected.
0 = Non-fatal has not occurred.
1 = A non-fatal error occurred from a poisoned TLP, unexpected completions,
unsupported requests, completer abort, or completer timeout.
0
Correctable Error Detected (CED) — R/WC. Indicates a correctable error was
detected.
0 = Correctable has not occurred.
1 = The port received an internal correctable error from receiver errors / framing
errors, TLP CRC error, DLLP CRC error, replay num rollover, replay timeout.

Table of Contents

Related product manuals