EasyManua.ls Logo

AMCC PPC405 - Page 225

Default Icon
450 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AMCC Proprietary 225
Revision 1.02 - September 10, 2007
PPC405 Processor
lbz
Load Byte and Zero
Preliminary User’s Manual
lbz
Load Byte and Zero
EA (RA|0) + EXTS(D)
(RT)
24
0|| MS(EA,1)
An effective address (EA) is formed by adding a displacement to a base address. The displacement is obtained by
sign-extending the 16-bit D field to 32 bits. The base address is 0 if the RA field is 0 and is the contents of register
RA otherwise.
The byte at the EA is extended to 32 bits by concatenating 24 0-bits to its left. The result is placed into register RT.
Registers Altered
•RT
Architecture Note
This instruction is part of the PowerPC User Instruction Set Architecture.
lbz RT, D(RA)
34 RT RA D
0 6 11 16 31

Table of Contents