EasyManua.ls Logo

AMCC PPC405 - Page 311

Default Icon
450 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AMCC Proprietary 311
Revision 1.02 - September 10, 2007
PPC405 Processor
stbx
Store Byte Indexed
Preliminary User’s Manual
stbx
Store Byte Indexed
EA (RA|0) + (RB)
MS(EA, 1)
(RS)
24:31
An effective address (EA) is formed by adding an index to a base address. The index is the contents of register RB.
The base address is 0 when the RA field is 0, and is the contents of register RA otherwise.
The least significant byte of register RS is stored into the byte at the EA.
If instruction bit 31 contains 1, the contents of CR[CR0] are undefined.
Registers Altered
•None
Invalid Instruction Forms
Reserved fields
Architecture Note
This instruction is part of the PowerPC User Instruction Set Architecture.
stbx RS, RA, RB
31 RS RA RB 215
0 6 11 16 21 31

Table of Contents