EasyManuals Logo

NXP Semiconductors LPC1311 User Manual

NXP Semiconductors LPC1311
368 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #184 background imageLoading...
Page #184 background image
UM10375 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
User manual Rev. 3 — 14 June 2011 184 of 368
NXP Semiconductors
UM10375
Chapter 12: LPC13xx UART
12.6.4 UART Interrupt Enable Register (U0IER - 0x4000 8004, when
DLAB = 0)
The U0IER is used to enable the four UART interrupt sources.
Table 196. UART Divisor Latch LSB Register (U0DLL - address 0x4000 8000 when DLAB = 1)
bit description
Bit Symbol Description Reset value
7:0 DLLSB The UART Divisor Latch LSB Register, along with the U0DLM
register, determines the baud rate of the UART.
0x01
31:8 - Reserved -
Table 197. UART Divisor Latch MSB Register (U0DLM - address 0x4000 8004 when
DLAB = 1) bit description
Bit Symbol Description Reset value
7:0 DLMSB The UART Divisor Latch MSB Register, along with the U0DLL
register, determines the baud rate of the UART.
0x00
31:8 - Reserved -
Table 198. UART Interrupt Enable Register (U0IER - address 0x4000 8004 when DLAB = 0) bit
description
Bit Symbol Value Description Reset
value
0 RBRIE Interrupt Enable. Enables the Receive Data Available
interrupt for UART. It also controls the Character
Receive Time-out interrupt.
0
0 Disable the RDA interrupt.
1 Enable the RDA interrupt.
1 THREIE Interrupt Enable. Enables the THRE interrupt for UART.
The status of this interrupt can be read from U0LSR[5].
0
0 Disable the THRE interrupt.
1 Enable the THRE interrupt.
2 RXLIE Line Interrupt Enable. Enables the UART RX line status
interrupts. The status of this interrupt can be read from
U0LSR[4:1].
0
0 Disable the RX line status interrupts.
1 Enable the RX line status interrupts.
3 - - Reserved -
6:4 - Reserved, user software should not write ones to
reserved bits. The value read from a reserved bit is not
defined.
-
7 - - Reserved 0
8 ABEOINTEN Enables the end of auto-baud interrupt. 0
0 Disable end of auto-baud Interrupt.
1 Enable end of auto-baud Interrupt.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC1311 and is the answer not in the manual?

NXP Semiconductors LPC1311 Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC1311
CategoryController
LanguageEnglish

Related product manuals