EasyManuals Logo

NXP Semiconductors LPC1311 User Manual

NXP Semiconductors LPC1311
368 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #41 background imageLoading...
Page #41 background image
UM10375 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
User manual Rev. 3 — 14 June 2011 41 of 368
NXP Semiconductors
UM10375
Chapter 3: LPC13xx System configuration
3.5.48 Device ID register
This device ID register is a read-only register and contains the device ID for each
LPC13xx part. This register is also read by the ISP/IAP commands (see Section 21.13.11
and Section 21.13.11
).
3.6 Reset
Reset has four sources on the LPC13xx: the RESET pin, Watchdog Reset, Power-On
Reset (POR), and Brown Out Detect (BOD). In addition, there is a software reset.
The RESET
pin is a Schmitt trigger input pin. Assertion of chip Reset by any source, once
the operating voltage attains a usable level, starts the IRC causing reset to remain
asserted until the external Reset is de-asserted, the oscillator is running, and the flash
controller has completed its initialization.
On the assertion of any reset source (software reset, POR, BOD reset, External reset, and
Watchdog reset), following processes are initiated:
1. The IRC starts up. After the IRC-start-up time (maximum of 6 s on power-up), the
IRC provides a stable clock output.
2. The boot code in the ROM starts. The boot code performs the boot tasks and may
jump to the flash.
3. The flash is powered up. This takes approximately 100 s. Then the flash initialization
sequence is started, which takes about 250 cycles.
When the internal Reset is removed, the processor begins executing at address 0, which
is initially the Reset vector mapped from the boot block. At that point, all of the processor
and peripheral registers have been initialized to predetermined values.
3.7 Start-up behavior
See Figure 4 for the start-up timing after reset. The IRC is the default clock at Reset and
provides a clean system clock shortly after the supply voltage reaches the threshold value
of 1.8 V.
Table 56. Device ID register (DEVICE_ID, address 0x4004 83F4) bit description
Bit Symbol Description Reset value
31:0 DEVICEID Device ID for LPC13xx parts:
0x2C42 502B = LPC1311FHN33
0x2C40 102B = LPC1313FHN33
0x2C40 102B = LPC1313FBD48
0x3D01 402B = LPC1342FHN33
0x3D01 402B = LPC1342FBD48
0x3D00 002B = LPC1343FHN33
0x3D00 002B = LPC1343FBD48
0x1816 902B = LPC1311FHN33/01
0x1830 102B = LPC1313FHN33/01
0x1830 102B = LPC1313FBD48/01
part-dependent

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC1311 and is the answer not in the manual?

NXP Semiconductors LPC1311 Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC1311
CategoryController
LanguageEnglish

Related product manuals