EasyManuals Logo

NXP Semiconductors LPC1311 User Manual

NXP Semiconductors LPC1311
368 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #67 background imageLoading...
Page #67 background image
UM10375 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
User manual Rev. 3 — 14 June 2011 67 of 368
NXP Semiconductors
UM10375
Chapter 6: LPC13xx Interrupt controller
6.6.2 Interrupt Set-Enable Register 1
The ISER1 register allows enabling the second group of peripheral interrupts, or for
reading the enabled state of those interrupts. Disabling interrupts is done through the
ICER0 and ICER1 registers (Section 6.6.3
and Section 6.6.4).
The bit description is as follows for all bits in this register:
Write — Writing 0 has no effect, writing 1 enables the interrupt.
Read — 0 indicates that the interrupt is disabled, 1 indicates that the interrupt is enabled.
15 ISE_PIO1_3 PIO1_3 start logic input interrupt enable.
16 ISE_PIO1_4 PIO1_4 start logic input interrupt enable.
17 ISE_PIO1_5 PIO1_5 start logic input interrupt enable.
18 ISE_PIO1_6 PIO1_6 start logic input interrupt enable.
19 ISE_PIO1_7 PIO1_7 start logic input interrupt enable.
20 ISE_PIO1_8 PIO1_8 start logic input interrupt enable.
21 ISE_PIO1_9 PIO1_9 start logic input interrupt enable.
22 ISE_PIO1_10 PIO1_10 start logic input interrupt enable.
23 ISE_PIO1_11 PIO1_11 start logic input interrupt enable.
24 ISE_PIO2_0 PIO2_0 start logic input interrupt enable.
25 ISE_PIO2_1 PIO2_1 start logic input interrupt enable.
26 ISE_PIO2_2 PIO2_2 start logic input interrupt enable.
27 ISE_PIO2_3 PIO2_3 start logic input interrupt enable.
28 ISE_PIO2_4 PIO2_4 start logic input interrupt enable.
29 ISE_PIO2_5 PIO2_5 start logic input interrupt enable.
30 ISE_PIO2_6 PIO2_6 start logic input interrupt enable.
31 ISE_PIO2_7 PIO2_7 start logic input interrupt enable.
Table 68. Interrupt Set-Enable Register 0 register (ISER0 - address 0xE000 E100) bit
description
…continued
Bit Symbol Description
Table 69. Interrupt Set-Enable Register 1 register (ISER1 - address 0xE000 E104) bit
description
Bit Symbol Description
0 ISE_PIO2_8 PIO0_0 start logic input interrupt enable.
1 ISE_PIO2_9 PIO2_9 start logic input interrupt enable.
2 ISE_PIO2_10 PIO2_10 start logic input interrupt enable.
3 ISE_PIO2_11 PIO2_11 start logic input interrupt enable.
4 ISE_PIO3_0 PIO3_0 start logic input interrupt enable.
5 ISE_PIO3_1 PIO3_0 start logic input interrupt enable.
6 ISE_PIO3_2 PIO3_0 start logic input interrupt enable.
7 ISE_PIO3_3 PIO3_0 start logic input interrupt enable.
8 ISE_I2C0 I
2
C0 interrupt enable.
9 ISE_CT16B0 Timer CT16B0 interrupt enable.
10 ISE_CT16B1 Timer CT16B1 interrupt enable.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC1311 and is the answer not in the manual?

NXP Semiconductors LPC1311 Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC1311
CategoryController
LanguageEnglish

Related product manuals