EasyManuals Logo

NXP Semiconductors LPC1311 User Manual

NXP Semiconductors LPC1311
368 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #288 background imageLoading...
Page #288 background image
UM10375 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
User manual Rev. 3 — 14 June 2011 288 of 368
NXP Semiconductors
UM10375
Chapter 16: LPC13xx 32-bit timer/counters (CT32B0/1)
Table 280: External Match Register (TMR32B0EMR - address 0x4001 403C and TMR32B1EMR - address0x4001 803C)
bit description
Bit Symbol Value Description Reset
value
0 EM0 External Match 0. This bit reflects the state of output CT32Bn_MAT0, whether or not this
output is connected to its pin. When a match occurs between the TC and MR0, this bit
can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4] control the functionality
of this output. This bit is driven to the CT32B0_MAT0/CT16B1_MAT0 pins if the match
function is selected in the IOCON registers (0 = LOW, 1 = HIGH).
0
1 EM1 External Match 1. This bit reflects the state of output CT32Bn_MAT1, whether or not this
output is connected to its pin. When a match occurs between the TC and MR1, this bit
can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6] control the functionality
of this output. This bit is driven to the CT32B0_MAT1/CT16B1_MAT1 pins if the match
function is selected in the IOCON registers (0 = LOW, 1 = HIGH).
0
2 EM2 External Match 2. This bit reflects the state of output CT32Bn_MAT2, whether or not this
output is connected to its pin. When a match occurs between the TC and MR2, this bit
can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality
of this output. This bit is driven to the CT32B0_MAT2/CT16B1_MAT2 pins if the match
function is selected in the IOCON registers (0 = LOW, 1 = HIGH).
0
3 EM3 External Match 3. This bit reflects the state of output CT32Bn_MAT3, whether or not this
output is connected to its pin. When a match occurs between the TC and MR3, this bit
can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the
functionality of this output. This bit is driven to the CT32B0_MAT3/CT16B1_MAT3 pins if
the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).
0
5:4 EMC0 External Match Control 0. Determines the functionality of External Match 0. 00
0x0 Do Nothing.
0x1 Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if
pinned out).
0x2 Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if
pinned out).
0x3 Toggle the corresponding External Match bit/output.
7:6 EMC1 External Match Control 1. Determines the functionality of External Match 1. 00
0x0 Do Nothing.
0x1 Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if
pinned out).
0x2 Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if
pinned out).
0x3 Toggle the corresponding External Match bit/output.
9:8 EMC2 External Match Control 2. Determines the functionality of External Match 2. 00
0x0 Do Nothing.
0x1 Clear the corresponding External Match bit/output to 0 (CT32Bn_MATm pin is LOW if
pinned out).
0x2 Set the corresponding External Match bit/output to 1 (CT32Bn_MATm pin is HIGH if
pinned out).
0x3 Toggle the corresponding External Match bit/output.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC1311 and is the answer not in the manual?

NXP Semiconductors LPC1311 Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC1311
CategoryController
LanguageEnglish

Related product manuals