AMCC Proprietary 232
Revision 1.02 - September 10, 2007
PPC405 Processor
lhax
Load Halfword Algebraic Indexed
Preliminary User’s Manual
lhax
Load Halfword Algebraic Indexed
EA ← (RA|0) + (RB)
(RT)
← EXTS(MS(EA,2))
An effective address (EA) is formed by adding an index to a base address. The index is the contents of register RB.
The base address is 0 if the RA field is 0 and is the contents of register RA otherwise.
The halfword at the EA is sign-extended to 32 bits and placed into register RT.
If instruction bit 31 contains 1, the contents of CR[CR0] are undefined.
Registers Altered
•RT
Invalid Instruction Forms
• Reserved fields
Architecture Note
This instruction is part of the PowerPC User Instruction Set Architecture.
lhax RT, RA, RB
31 RT RA RB 343
0 6 11 16 21 31
To Next Page
Loading...