EasyManuals Logo

ARM CoreLink GIC-600AE User Manual

Default Icon
268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #118 background imageLoading...
Page #118 background image
Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
5.3 Distributor registers (GICM) for message-based SPIs
summary
The functions for the GIC-600AE message-based SPIs are controlled through the Distributor
registers identified with the prefix GICM.
This page was previously known as the GICA page.
The following table lists the message-based SPI registers in base offset order and provides a
reference to the register description that is described in either this document or the Arm
®
Generic
Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4. The WO
registers allow 16-bit accesses.
Table 5-19: Distributor registers (GICM) for message-based SPIs summary
Offset Name Type Reset Width Description Architecture
defined?
0x0000-
0x0004
- - - - Reserved -
0x0008 GICM_TYPER RO Configuration dependent 64 Message-based Type Register Yes
0x0010-
0x003C
- - - - Reserved -
0x0040 GICM_SETSPI_NSR WO - 32 Message-based Non-secure SPI Set
Register
Yes
0x0044 - - - - Reserved -
0x0048 GICM_CLRSPI_NSR WO - 32 Message-based Non-secure SPI Clear
Register
Yes
0x004C - - - - Reserved -
0x0050
GICM_SETSPI_SR
5
WO
6
- 32 Message-based Secure SPI Set Register Yes
0x0054 - - - - Reserved -
0x0058
GICM_CLRSPI_SR
5
WO
6
- 32 Message-based Secure SPI Clear Register Yes
0x005C-
0xFFC8
- - - - Reserved -
0xFFCC GICM_IIDR RO 0x030nn43B
The nn value depends on the
rxpy identifier.
32 Message-based Distributor Implementer
Identification Register
Yes
0xFFD0 GICM_PIDR4 RO 0x44 32 Peripheral ID 4 register No
0xFFD4 GICM_PIDR5 RO 0x00 32 Peripheral ID 5 register No
0xFFD8 GICM_PIDR6 RO 0x00 32 Peripheral ID 6 register No
0xFFDC GICM_PIDR7 RO 0x00 32 Peripheral ID 7 register No
0xFFE0 GICM_PIDR0 RO 0x97 32 Peripheral ID 0 register No
0xFFE4 GICM_PIDR1 RO 0xB4 32 Peripheral ID 1 register No
5
The existence of this register depends on the configuration of the GIC-600AE. If Security support is not included,
this register does not exist.
6
This register is only accessible from a Secure access.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 118 of 268

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM CoreLink GIC-600AE and is the answer not in the manual?

ARM CoreLink GIC-600AE Specifications

General IconGeneral
BrandARM
ModelCoreLink GIC-600AE
CategoryController
LanguageEnglish

Related product manuals