ARM CoreLink GIC-600AE

Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
5.10.4 FMU_ERRGSR, Error Group Status Register
This register shows the status of the FMU error records.
Configurations
This register is available in all configurations.
Attributes
Width 64-bit
Functional group See 5.10 FMU register summary on page 179 for the address offset, type,
and reset value of this register.
Usage constraints
Only accessible by Secure accesses.
Bit descriptions
Figure 5-64: FMU_ERRGSR bit assignments
31 0
S
63 32
Reserved
44 43
S
Table 5-78: FMU_ERRGSR bit descriptions
Bits Name Description
[63:44] - Reserved, RAZ
[43:0] S Indicates the status of error record n, where n is 0-13+ depending on the configuration:
0 The error record is not reporting any errors
1 The error record is reporting one or more errors
5.10.5 FMU_KEY, FMU Key register
This register receives the unlock key that is required for writes to FMU registers to be successful.
This register reads as 0 if the FMU register file is locked.
Configurations
This register is available in all configurations.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 184 of 268