Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
5.5.5 GICR_CFGID1, Configuration ID1 Register
This register returns information about the configuration of the Redistributors.
Configurations
This register is available in all configurations.
Attributes
Width 32-bit
Functional group See 5.5 Redistributor registers for SGIs and PPIs summary on page 130 for
the address offset, type, and reset value of this register.
Usage constraints
There are no usage constraints.
Bit descriptions
Figure 5-28: GICR_CFGID1 bit assignments
Reserved
PPIs_
per_
Processor
Table 5-35: GICR_CFGID1 bit descriptions
Bits Name Description
[31:28] Version Identifies the major and minor revisions of GIC-600AE:
0x1 r0p0
0x3 r0p1
0x4 r0p2
0x5 r0p3
[27:24] UserValue Modification value that you can set. Indicates whether the customer has modified the
behavior of the Redistributor. Usually, this field is 0x0. Customers change this value when
they make authorized modifications to the Redistributor.
[23:20] - Reserved, RAZ
[19:16] PPIs_per_Processor The number of PPIs for each core − 1
[15:13] - Reserved
[12] DirectUpstream Indicates a direct upstream connection
[11:4] NumCPUs The number of cores that this Redistributor supports.
GIC-600AE supports up to 64 cores, so the maximum value of this field is 0x3F.
[3:0] - Reserved, RAZ
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 136 of 268
To Next Page
Loading...