Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
Table 5-17: GICD_PIDR1 bit descriptions
Bits Name Description
[31:8] - Reserved, RAZ
[7:4] DES_0 Returns 0xB, which represents bits[3:0] of the JEDEC JEP106 identification code. Together, DES_0,
GICD_PIDR2.DES_1, and GICD_PIDR4.DES_2 identify the component designer.
[3:0] PART_1 Returns 0x4, which represents bits[11:8] of the 12-bit part number of the Distributor. Together,
GICD_PIDR0.PART_0 and PART_1 field values indicate the part number of the Distributor.
5.2.16 GICD_PIDR0, Peripheral ID0 register
This register returns byte[0] of the peripheral ID. The GICD_PIDR0 register is part of the set of
Distributor peripheral identification registers.
Configurations
This register is available in all configurations.
Attributes
Width 32-bit
Functional group See 5.2 Distributor registers (GICD/GICDA) summary on page 98 for the
address offset, type, and reset value of this register.
Usage constraints
There are no usage constraints.
Bit descriptions
Figure 5-16: GICD_PIDR0 bit assignments
PART_0Reserved
31 8 7 0
Table 5-18: GICD_PIDR0 bit descriptions
Bits Name Description
[31:8] - Reserved, RAZ
[7:0] PART_0 Returns 0x92, which represents bits[7:0] of the 12-bit part number of the Distributor. Together,
PART_0 and GICD_PIDR1.PART_1 field values indicate the part number of the Distributor.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 117 of 268